

Fully Integrated BiCMOS High-Voltage Driver Circuits for On-Chip RF-MEMS Switch Matrices

vorgelegt von
M.Sc.
Christian Wipf

von der Fakultät IV – Fakultät Elektrotechnik und Informatik
der Technischen Universität Berlin
zur Erlangung des akademischen Grades

Doktor der Ingenieurwissenschaften
- Dr.-Ing. -

genehmigte Dissertation

Promotionsausschuss:

Vorsitzender: Prof. Dr.-Ing. Jürgen Bruns
Gutachter: Prof. Dr.-Ing. habil. Dietmar Kissinger
Gutachter: Prof. Dr.-Ing. Friedel Gerfers
Gutachter: Prof. Dr. techn. Peter Weger

Tag der wissenschaftlichen Aussprache: 09. Mai 2019

Berlin 2019

Copyright

Christian Wipf: *Fully Integrated BiCMOS High-Voltage Driver Circuits for On-Chip RF-MEMS Switch Matrices*.

This work is licensed under the Creative Commons Attribution 4.0 International License (CC BY-NC-ND 4.0). Detailed information about this license can be found on <https://creativecommons.org/licenses/by-nc-nd/4.0/>. Figures labeled with ©YYYY IEEE, rights are reserved by the publisher of the original paper or other parties. If interested in reprinting/republishing IEEE copyrighted material for advertising or promotional purposes or for creating new collective works for resale or redistribution, please go to <https://www.ieee.org/publications/rights/rights-link.html> to learn how to obtain a License from RightsLink.

Acknowledgment

This work was done in the technology department of IHP - Leibniz-Institut für innovative Mikroelektronik and I am thankful to everybody for giving me the time to work on my dissertation. I am especially grateful to my group leader Dr. Roland Sorge for his permanent support and for managing the production of the high-voltage transistors. I want to thank my colleagues Alexander Göritz for managing the RF-MEMS process and Alexander Scheit for organizing the high-energy implantation required for the high-voltage LDMOS process. For the technical discussions I am grateful to my colleagues Dr. Falk Korndörfer, Dr. Mehmet Kaynak and Dr. Jens Schmidt.

I am thankful to Professor Dr.-Ing. habil. Dietmar Kissinger for taking over the responsibility as doctoral supervisor. My gratitude also goes to the reviewers and members of the committee Prof. Dr.-Ing. Friedel Gerfers and Prof. Dr. techn. Peter Weger. Furthermore, I would like to thank Prof. Dr.-Ing. Jürgen Bruns for his short-term takeover of the chairmanship of the committee.

Most of all I am truly grateful to my wife Selin for countless proof readings, criticizing my trial presentations and providing me information about the RF-MEMS switch.

Abstract

In this work, building blocks required to control electrostatically actuated radio frequency micro- electro- mechanical system (RF-MEMS) matrices were developed and integrated into demonstrator circuits. The realized chips include the high-voltage (HV) generation and switching units integrated together with the RF-MEMS switches. To the author's knowledge, this work is the first to present monolithically integrated radio frequency systems for operating frequencies above 20 GHz consisting of RF-MEMS switches, on-chip HV generation circuits and an HV switch matrix. The developed HV circuits could be further used as driver for electrostatically actuated microfluidic pumps or valves.

Three on-chip HV generation concepts are analyzed: the latched charge pump (CP), the Dickson CP and the Greinacher-Cockroft-Walton (GCW) topology. The designed Dickson CP provides two output voltages which are required to bias the HV switch matrix. The clock tree of the Dickson CP is modified to synchronize the two high-voltage outputs resulting in a minimized voltage ripple between these two outputs. Output voltages greater than 40 V are generated.

A simple HV switching circuit based on a high-voltage npn silicon germanium (SiGe) heterojunction bipolar transistor (HBT) is presented. As an alternative approach, HV inverters consisting of lateral drift metal oxide semiconductor (NLDMOS and PLDMOS) transistors, enabling operating voltages up to 50 V, are fabricated. Level shifter (LS) circuits, required to drive the PLDMOS transistor, are analyzed regarding steady state leakage current and circuit complexity. Transient simulations of the designed LS core show a rise and fall time of 200 ps.

A K-band (27 – 40 GHz) RF-MEMS-based single-pole double-throw (SPDT) switch chip is realized applying two different HV concepts: (a) one CP per RF-MEMS and discharging with NLDMOS transistors (b) single CP combined with HV switches. Furthermore, a V-band (40 – 75 GHz) impedance tuning circuit comprising four RF-MEMS switches, driven by four HV switches and powered by a single CP is realized in this work. Measured scattering parameters of all demonstrator circuits verify the successful actuation of the RF-MEMS switches driven by the integrated HV generation and switching circuitry.

Zusammenfassung

In dieser Arbeit wurden Bausteine zur Steuerung elektrostatisch betätigter Radio Frequenz Mikro- elektro- mechanisches system (RF-MEMS) Matrizen entwickelt und in Demonstratorschaltungen integriert. In den realisierten Chips sind die Hochvolt(HV)erzeugungs- und Schalteinheiten zusammen mit den RF-MEMS Schaltern monolithisch integriert. Nach bestem Wissen des Autors stellt diese Arbeit erstmalig monolithisch integrierte Hochfrequenzsysteme für Betriebsfrequenzen größer 20 GHz vor, die aus RF-MEMS Schaltern, Ladungspumpe und einer Hochvoltschaltmatrix bestehen. Die entwickelten HV-Systeme sind auch als Treiber für elektrostatisch betätigte Mikrofluidikpumpen oder -ventile einsetzbar.

Drei integrierbare Ladungspumpenkonzepte wurden analysiert: die “latched” Ladungspumpe (CP), die “Dickson-” und die “Greinacher-Cockroft-Walton (GCW)”-Topologie. Die entwickelte “Dickson” CP stellt zwei Ausgangsspannungen zur Verfügung, die für die Arbeitspunkteinstellung der HV-Schaltmatrix erforderlich sind. Um die beiden Hochspannungsausgänge zu synchronisieren, wurde die Verschaltung des Taktsignals modifiziert. Dadurch konnte die Spannungswelligkeit zwischen diesen beiden Ausgängen minimiert werden. Mit den entworfenen Ladungspumpen können Spannungen bis 40 V erzeugt werden.

In dieser Arbeit wird eine einfache Hochspannungsschaltung auf Basis eines Hochvolt NPN Silizium-Germanium (SiGe) Heterojunction-Bipolartransistors (HBT) vorgestellt. Alternativ dazu wurden HV-Schalter realisiert, die aus lateralen Drift-Metall-oxid-Halbleiter-Transistoren (NLDMOS und PLDMOS) bestehen und Betriebsspannungen bis zu 50 V ermöglichen. Verschiedene Level-Shifter (LS) Schaltungen, die zum Steuern des PLDMOS-Transistors erforderlich sind, wurden hinsichtlich des Ruhestromes und der Komplexität der Schaltung analysiert.

Für das K-Band (27 – 40 GHz) wurde eine auf RF-MEMS basierende Single Pole Double Throw (SPDT) Schaltung mit zwei verschiedenen HV-Konzepten realisiert: (a) eine CP pro RF-MEMS und Entladung mit NLDMOS-Transistoren (b) ein CP kombiniert mit HV-Schaltern. Darüber hinaus wurde in dieser Arbeit eine V-Band (40 – 75 GHz) Impedanzabstimmungsschaltung mit vier RF-MEMS-Schaltern realisiert, die von vier HV-Schaltern angesteuert und von einer einzelnen CP versorgt wird. Gemessene Streuparameter aller Demonstratorschaltungen bestätigen das erfolgreiche Betätigen der durch die integrierte Hochspannungserzeugungs- und -schalttechnik angesteuerten RF-MEMS Schalter.

Contents

1	Introduction	1
1.1	Motivation and Objective	1
1.2	Integrated RF-MEMS Switch Actuation Circuits	2
1.3	Concepts for High-Voltage Switch Matrices	6
1.4	Thesis Organization	9
2	HV Transistors and RF-MEMS in a SiGe:C BiCMOS Technology	11
2.1	High-Voltage Complementary LDMOS	11
2.1.1	Process Integration of the High-Voltage LDMOS Transistors .	11
2.1.2	DC-Characteristics	15
2.1.3	Conclusion	16
2.2	High-Voltage Bipolar Transistor	17
2.2.1	Process Integration of the npn LDHBT	17
2.2.2	DC Characteristics	20
2.2.3	Conclusion	21
2.3	Embedded RF-MEMS Switch	22
2.3.1	Process Integration	24
2.3.2	CV and RF Characteristics	26
2.3.3	Conclusion	27
3	High-Voltage Building Blocks	29
3.1	Integrated High-Voltage Capacitors	29
3.2	On-Chip High-Voltage Charge Pumps	31
3.2.1	Dickson Charge Pump	32
3.2.2	Latched Charge Pump	35
3.2.3	Greinacher-Cockroft-Walton Charge Pump	36
3.2.4	Conclusion	38
3.3	Integrated High-Voltage Level Shifter	39
3.3.1	DC Coupled Level Shifter	40
3.3.2	Pulse-Triggered Level Shifter	40

3.3.3	Capacitively Coupled Level Shifter	43
3.3.4	Conclusion	45
4	High-Voltage Generation and Switching Circuits	46
4.1	Differential Oscillator	46
4.2	Charge Pump for On-chip High-Voltage Generation	50
4.2.1	Comparative Circuit Simulations for Various Charge Pump Topologies	50
4.2.2	Charge Pump Design	59
4.2.3	Conclusion	65
4.3	HV Switch Circuit based on LDHBTs	65
4.3.1	Circuit, Simulation and Layout	67
4.3.2	DC-Characterization	69
4.3.3	Conclusion	71
4.4	HV Switch based on LDMOS Inverter	72
4.4.1	Level Shifter	72
4.4.2	HV Level Shifter Combined with HV Inverter	80
4.4.3	Conclusion	83
5	Demonstrator Circuits	84
5.1	RF-MEMS-based SPDT Switch with On-Chip Actuation Circuitry . .	84
5.1.1	SPDT Switch Driven by Two Charge Pumps	85
5.1.2	SPDT driven by a Single Charge Pump and two HV Switches	91
5.1.3	Conclusion	96
5.2	RF-MEMS-based Impedance Tuner with On-Chip Actuation Circuitry	97
5.2.1	Circuit Description	97
5.2.2	Circuit Simulation and Layout	99
5.2.3	Circuit Characterization	101
5.2.4	Conclusion	105
6	Conclusion and Outlook	106
	Bibliography	108
	List of Figures	127
	List of Tables	130

Glossary

ADS TM	Keysight Advanced Design System
AlCu	Aluminum Copper
BBM	Break-Before-Make
BEOL	Back End Of Line
BiCMOS	Bipolar Complementary Metal Oxid Semiconductor
CCLS	Charge Coupled Level Shifter
CoSi	Cobalt Silicide
C-V	Capacitance versus Voltage
CMOS	Complementary Metal Oxide Semiconductor
CP	Charge Pump
CTS	Charge Transfer Stage
DC	Direct Current
DCVSL	Differential Cascode Voltage Switch Logic
DMOS	Double Diffused Metal Oxide Semiconductor
DMTL	Distributed MEMS Transmission Line
DVC	Digital Variable Capacitor
ESL	Etch Stop Layer
FEOL	Front End Of Line
FIB	Focused Ion Beam
GCW	Greinacher-Cockroft-Walton
GSG	Ground Signal Ground
GSGSG	Ground Signal Ground Signal Ground

HBT	Heterojunction Bipolar Transistor
HiSIM_HV	Hiroshima-University STARC IGFET model
HV	High-Voltage
I ² C	Inter-Integrated Circuit Bus
ISS	Impedance Standard Substrate
I-V	Current versus Voltage
ILD	Inter Layer Dielectric
ITRS	International Technology Roadmap for Semiconductors
LCD	Liquid Crystal Display
LDD	Lightly Doped Drain
LDHBT	Lateral Drift Heterojunction Bipolar Transistor
LDMOS	Lateral Drift Metal Oxide Semiconductor
LNA	Low Noise Amplifier
LPD	Liquid Powder Display
LS	Level Shifter
LV	Low-Voltage
MEMS	Micro-Electro-Mechanical System
MIM	Metal-Insulator-Metal
MISO	Master In Slave Out
MOS	Metal Oxide Semiconductor
MOSI	Master Out Slave In
NLDMOS	N-type Lateral Drift Metal Oxide Semiconductor
NMOS	N-type Metal Oxide Semiconductor
NOC	Non-Overlapping Clock
NW	N-Well
PA	Power Amplifier
PCB	Printed Circuit Board
PDK	Process Design Kit
PLDMOS	P-type Lateral Drift Metal Oxide Semiconductor
PMOS	P-type Metal Oxide Semiconductor

PSP	Penn State-Philips surface potential MOS compact model
PW	P-Well
PW-block	drawing layer for P-well implantation
RF	Radio Frequency
RF-MEMS	Radio Frequency Micro-Electro-Mechanical System
RO	Ring Oscillator
SCLK	Serial CLoCK
SEM	Scanning Electron Microscopy
SG13	0.13 μm SiGe:C BiCMOS
SIC	Selectively Implanted Collector
SiO ₂	Silicon Dioxide
SMU	Source Measurement Unit
SOA	Safe Operating Area
SOLT	Short Open Load Thru
S-parameter	Scattering parameter
SG25	0.25 μm SiGe:C BiCMOS
SiGe	Silicon Germanium
SiP	System in Package
SOI	Silicon On Insulator
SP4T	Single-Pole Four-Throw
SPDT	Single-Pole Double-Throw
SPI	Serial Peripheral Interface bus
SPnT	Single-Pole Multiple-Throw
SPST	Single-Pole Single-Throw
SRAM	Static Random-Access memory
SS	Slave Select
STI	Shallow Trench Isolation
VCO	Voltage Controlled Oscillator
VIA	Vertical Interconnect Access
VNA	Vector Network Analyzer
WLE	Wafer Level Encapsulation

List of Symbols

A_E	Emitter area	μm^2
BV_{CBO}	Collector-base breakdown voltage (open emitter)	V
BV_{CEO}	Collector-emitter breakdown voltage (open base)	V
BV_{DS}	Drain-Source breakdown voltage	V
BV_{GOx}	Gate oxide breakdown voltage	V
BV_{GS}	Gate-Source breakdown voltage	V
C_G	Gate capacitance	F
C_{OUT}	Output capacitance	F
C_{Ox}	Oxide capacitance	F
C_S	Stray capacitance	F
C_{stage}	Stage capacitance	F
ε_{Si}	Permittivity of silicon = $11.7 \cdot 8.854 \cdot 10^{-12}$	F/m
f_{Clk}	Clock signal frequency	Hz
f_{Max}	Maximum oscillation frequency	Hz
f_T	Maximum transit frequency	Hz
γ	Body effect coefficient	\sqrt{V}
β	Transconductance parameter	A/V^2
μ_n	Mobility of the electrons	cm^2/Vs
$HS\Delta$	$HS.V_{DD} - HS.V_{SS}$	V
I_B	Base current	A
I_C	Collector current	A
I_{DD}	Supply current	A

I_{sub}	Substrate current	A
I_{CP}	Charge pump output current	A
I_{D}	Drain current	A
$\text{HS-}I_{\text{DD}}$	High-Side supply current	A
$I_{\text{D,max}}$	Maximum drain current	A
IL	Insertion loss	dB
I_{Load}	Load current	A
I_{OUT}	Output current	A
$\text{HS-}I_{\text{SS}}$	High-Side supply current	A
$\lambda/4$	Quarter wave length	m
q	Elementary charge = $1.602 \cdot 10^{-19}$	C
R_{CB}	Collector-Base resistance	Ω
R_{Load}	Load resistor	Ω
R_{S}	Stage resistance	Ω
S_{11}	RF signal reflection at port 1	dB
S_{21}	RF signal transmission	dB
S_{22}	RF signal reflection at port 2	dB
$\tau_{R,F}$	Signal rise or fall time	s
V_{DD}	Supply voltage	V
V_{tune}	Tuning voltage	V
V_0	Ideal charge pump voltage	V
V_{BE}	Base-Emitter voltage	V
V_{C}	Collector voltage	V
V_{CB}	Collector-Base voltage	V
V_{CE}	Collector-emitter voltage	V
V_{Clk}	Clock signal amplitude	V
V_{CP}	Charge pump output voltage	V
V_{ctrl}	Control voltage	V
$\text{HS-}V_{\text{DD}}$	High-side bias voltage	V

V_{DS}	Drain-Source voltage	V
V_E	Emitter voltage	V
V_{ES}	Emitter-Substrate voltage	V
V_{fb}	Flat-band voltage	V
V_{GS}	Gate-Source voltage	V
V_{IN}	Input voltage	V
V_{LScore}	Level shifter core voltage	V
V_{LSout}	Level shifter output voltage	V
$V_{LSout.m}$	Level shifter output voltage (measured)	V
$V_{LSout.s}$	Level shifter output voltage (simulated)	V
V_{MEMS}	MEMS actuation voltage	V
V_{OUT}	Output voltage	V
V_{rpl}	Voltage ripple	V
V_{SB}	Source-Bulk voltage	V
HS_V_{SS}	High-side bias voltage	V
V_{th}	Threshold voltage	V
V_{th0}	Zero-bias threshold voltage	V

1 Introduction

1.1 Motivation and Objective

In the last decade, significant progress on radio frequency micro- electro- mechanical system switch (RF-MEMS) switch-based devices paved the way for using these devices not only for niche applications but also for consumer electronics. micro-electro-mechanical system (MEMS)-based tuners are meanwhile considered one of the key components for next generation mobile applications [1], [2]. Despite the fact that reliability [3] and packaging challenges are the main bottlenecks for RF-MEMS switch devices, the developments in the last years clearly show the potential use of these devices in consumer electronics [4]–[8].

Embedded RF-MEMS switches in the silicon germanium (SiGe) bipolar complementary metal oxid semiconductor (BiCMOS) technologies [9], [10] are essential components to design single chip radio frequency micro systems [11], [12] at millimeter-wave frequencies. The integration of an RF-MEMS switch into a complementary metal oxid semiconductor (CMOS) or BiCMOS platform allows the combination with the control electronics on the same chip.

In general, electrostatically actuated RF-MEMS switches require high voltages. High-voltage control electronics and MEMS devices are often combined using the system in package (SiP) approach [13]–[16], resulting in an increased assembly effort. Such high voltages can be generated also in a BiCMOS platform, as demonstrated in [17].

A challenge is the switching of the high-voltage for the MEMS actuation, since typical RF BiCMOS technologies do not include high-voltage devices. Different solutions e.g. discharge resistor [17], stacking of low-voltage (LV) CMOS transistors [18] are proposed to overcome this problem. In [11], the replacement of the energy wasting discharge resistor used in [17] and [12] by a dual mode charge pump [19] is described. Thus, a circuit with two RF-MEMS single-pole single-throws (SPSTs) switches requires four charge pumps and four oscillators, which results in a significant increase of the chip area and power consumption.

For RF-MEMS switch matrix applications like phase shifters [20]–[22], capacitor banks [23]–[25], impedance matching circuits [20], [26], tunable filters [22], redundancy switch matrices in satellites [27], [28] or single-pole multiple-throw (SPnT) [15], [29], the required layout area for multiple charge pumps, oscillators and their control logic is remarkable. This can be reduced by using a single charge pump (CP) in conjunction with a high-voltage (HV) switch matrix based on lateral drift metal oxide semiconductor (LDMOS) inverters. The chip size of an RF-MEMS switch-based impedance tuning circuit combined with the on-chip HV circuitries enables the integration into an RF-probe used for on-wafer noise parameter and load-pull measurements. Furthermore, the HV switch matrix can be used to drive electrostatically actuated micropumps and valves in microfluidic applications. The objective of this work is the development of a high-voltage source and a low-power high-voltage switch matrix to drive an electrostatically actuated RF-MEMS switch array. With the monolithically integrated high-voltage generation and switching circuitry, the assembly and wiring effort, which is necessary to control the RF-MEMS switch matrix, can be drastically reduced. To the best of the author’s knowledge, beside this work, there are no other monolithically integrated radio frequency systems above 20 GHz consisting of RF-MEMS switches, on-chip high-voltage generation, and high-voltage switch matrix reported so far.

1.2 Integrated RF-MEMS Switch Actuation Circuits

Electrode voltages for integrated electrostatically actuated MEMS are in the range of 20 V and above and hence significantly higher than the bias voltage of the integrated BiCMOS circuitries. Therefore, HV transistors like LDMOS or circuit concepts like stacked CMOS are required. Further challenges with the integration of the switching and charge pumps for high-voltage generation are the minimization of the layout area and the power consumption required by these circuits.

If every single electrostatically actuated MEMS is controlled by a dedicated CP, the chip size will increase significantly for MEMS matrix applications. The integrated RF-MEMS switches in [11], [12], [17], [30] are driven by a dedicated CP. The charge pump in [12], [17] is based on a modified Dickson [31] circuitry and the charge pumps used in [11], [30] are based on so called ”latched charge pump“ [19]. This approach simplifies the design procedure, since the same CP cell is placed multiple times. The power consumption scales with the number of actuated MEMS, which is economic




Figure 1.1: Single CP and discharge resistor for one RF-MEMS switch [17].

if only a few MEMS of the matrix are active and the remaining part is in “off-state”. Once the MEMS is actuated (latched), the clock frequency and amplitude of the clock signal generator could be decreased, which results in a reduced output voltage of the CP, hence the power consumption is reduced. Having a dedicated CP for each MEMS will result in an increased pull-in time caused by the ramp-up time of the CP. To reset an electrostatically actuated MEMS, the electrode-membrane capacitor needs to be discharged. A simple approach using a high-ohmic resistor is applied in the circuit shown in Fig. 1.1 [17]. A decreased value for the resistor will cause a reduced discharge time of the MEMS. On the other hand, the actuation time of the RF-MEMS switch is increased, since the rise time of the CP is influenced by the discharge resistor. With a load resistance of $250\text{ k}\Omega$, the switch-off time is in the range of $30\text{ }\mu\text{s}$. Since the resistor is a permanent load for the CP, the leakage current at 40 V output voltage is $8\text{ }\mu\text{A}$ with $5\text{ M}\Omega$ load resistance and $160\text{ }\mu\text{A}$ with $250\text{ k}\Omega$. Thus, the power consumption in actuation mode for a single CP in [17] is in the range of 12 mW to 75 mW . In release mode (up-state), the power consumption is zero, since the CP is off. This concept is also applied in [12] where a RF-MEMS-based SPDT switch is driven by two charge pumps in combination with $1\text{ M}\Omega$ discharge resistors. To avoid the permanent leakage current, the energy-wasting discharge resistor can be replaced by a second CP to discharge [19] the electrode capacitance. A single stage (charge transfer stage (CTS)) comprising the charging and discharging stage is depicted in Fig. 1.2. Therefore, two CPs and two clock generators are required to control a single RF-MEMS switch. In Fig. 1.3, the layout of a single RF-MEMS switch combined with a dual mode CP is depicted [30]. This method decreases the power consumption at the cost of an additional CP. For a single-pole double-throw (SPDT), consisting of two RF-MEMS switches to be controlled, four CPs are required. Another concept to reduce the leakage




Figure 1.2: Charge pump stage described in [19]. One stage consists of two CTS based on [32]. One stage is used to increase and the second stage to decrease the output voltage (the dashed line symbolizes an isolated p-well and the gray area indicates the n-well).




Figure 1.3: Layout (a) and chip micrograph (b) of a dual mode CP combined with an SG25 RF-MEMS SPST switch [30]. In comparison to the RF-MEMS switch, the layout area required by the CP is significantly bigger.




Figure 1.4: Discharge circuitry based on stacked MOS for a single MEMS. The dashed regions symbolize an isolated p-well. The voltage supply represents the charge pump (CP).

current is to replace the discharge resistor or the discharge pump with a stack of isolated N-type metal oxid semiconductor (NMOS) transistors. Every transistor must be placed in a separate isolated well using a triple well process or a silicon on insulator (SOI) technology. To avoid the breakdown of the low-voltage NMOS transistor, the design of the biasing network is critical [18], [33]–[35]. The number of required transistors depends on the drain-source breakdown voltage and the output voltage of the CP. The resistive and capacitive voltage divider circuit shown in Fig. 1.4 [18], [36] are necessary to set and keep the source, drain and gate voltages below their breakdown levels. The drawback of this concept is the leakage current caused by the voltage divider. As a rule of thumb, the minimum number of required stages can be estimated by dividing the maximum output voltage of the CP by half the drain-source breakdown voltage of the low-voltage metal oxid semiconductor (MOS) transistors ($N = \frac{V_{out_{CP}}}{BV_{DS}/2}$). The usability of this concept strongly depends on the availability of isolated transistors and the complexity of the discharge circuitry.

If an HV-LDMOS or HV-bipolar module is available in the technology, the discharge resistor or the discharge pump can be replaced by a single N-type lateral drift metal oxide semiconductor (NLDMOS) or a npn lateral drift heterojunction bipolar transistor (LDHBT). This results in reduced power consumption and minimized layout area for the CP. Compared to the previously described concepts, the HV transistor as the discharge unit is the most compact and energy-efficient solution for MEMS control circuitry.

Due to the need of multiple CPs, the aforementioned circuit concepts are applicable to systems with a few MEMS. Independent from the concepts described above, the capacitors in the CP and the MEMS electrode are discharged in reset mode (up-state). Hence, the lost charge needs to be generated whenever the MEMS is set into "active mode" (down-state).

1.3 Concepts for High-Voltage Switch Matrices

In this section, high-voltage switch matrices to drive electrostatically actuated MEMS arrays are analyzed. A 16 channel 300 V switch matrix using SOI technology is described in [37]. The system is assembled on a micro-printed circuit board (PCB) together with an additional DC-DC converter and a microcontroller while the MEMS matrix is on a separate chip. A capacitor bank for a frequency range from 500 MHz to 3 GHz is realized using a post-CMOS MEMS process in [25]. The HV distribution network is based on 30 V CMOS transistors and combined with the CP on a single silicon chip. In [2], aperture tuned antennas for 3G-4G applications using MEMS digital variable capacitor (DVC), developed by Cavendish Kinetics [7], are described. The existence of a high-voltage switching matrix is not mentioned. Nevertheless, a patent [38] of an integrated CP can be found. The company Wispry (now AAC Technologies) [8] has developed a capacitor bank [39] to be used in smart phones (850, 1800 and 2100 MHz). The capacitance can be controlled by an integrated serial peripheral interface bus (SPI). Without providing any details about the integrated CP and the HV switching, the authors mention the technology which offers high-voltage transistors. Like Cavendish, Wispry [8] holds a patent [40] for the CP. In [15] a single-pole four-throw (SP4T) operating from DC to 26 GHz developed by Analog Devices is described. The co-packaged HV driver chip is based on a double diffused metal oxide semiconductor (DMOS) process.

In table 1.1, several concepts are shown and compared according to their usability for MEMS matrix applications. The concepts are rated based on four different criteria:

1. Layout Area (estimated chip size)
2. Power Consumption
3. Technology (complexity and required devices)
4. Switching Time

1 Introduction

For the highest rating, the symbol "++" is used and the lowest rating is illustrated with "--". Additionally, comments are included in the table to provide an explanation.

To decrease the power consumption of the CP, a control circuit is required. This is recommended for the "single CP" approach, since the CP is constantly active. For applications including only a few electrostatically actuated MEMS devices, a less complex technology with LV CMOS transistors can be chosen. An HV switch matrix is required for applications with several RF-MEMS switches like impedance matching or tuning circuitries, SPnT switches or phase shifters. To summarize the comparison, it can be stated that it is mandatory to use a high-voltage switch matrix for MEMS matrix applications.

Table 1.1: Comparison of monolithically integrated driver circuit concepts for RF-MEMS switch matrix applications.

	Dedicated CP for every MEMS				Single CP
	combined with				combined with
	Discharge resistor	Discharge pump	Stacked LV-NMOS	HV-NLDMOS HV-HBT	HV-Switch matrix
Layout area	<div>− − big CP to compensate ohmic loss</div>	<div>− − Two CPs</div>	<div>− bias network for LV-NMOS</div>	<div>+</div> <div>Compact transistor</div>	<div>++ Single CP and compact HV-switches</div>
Power consumption	<div>− − ohmic loss causes leakage current</div>	<div>− One CP is permanently active</div>	<div>− Leakage current in bias network</div>	<div>++ no bias network</div>	<div>− CP is permanently active</div>
Switching time	<div>− − slow due to ohmic loss</div>	<div>Depends on CP and C_{Load}</div>			<div>++ Fast HV-inverters</div>
Technology	<div>++ CMOS</div>	<div>++ Triple well or SOI</div>		<div>− HV-transistor required</div>	<div>− − HV N- and PLDMOS required</div>
References	[12], [17], [41]	[11], [30]	[18], [36]	This work section 5.1.1	<10 GHz [25], [42], [43] ≥ 10 GHz section 5.1.2 [44] section 5.2 [45]

1.4 Thesis Organization

In this thesis, high-voltage generation and switching circuits for on-chip RF-MEMS switch actuation are analyzed and demonstrator circuits are realized. The circuits are fabricated in a triple well 0.25 μm SiGe:C BiCMOS process [46]. Several modules are realized within this technology: flash memory-, an LDMOS- [47], [48], an HV heterojunction bipolar transistor (HBT)- [49], [50] and an RF-MEMS switch module [9], [51].

In chapter 2, the high-voltage transistors LDMOS and LDHBT are described. The process flow of both devices is explained briefly and measured DC characteristics for both transistor types are presented. Secondly, the embedded RF-MEMS switch device is described. The brief description of the RF-MEMS switch process flow is enhanced with figures showing characteristic capacitance versus voltage (C-V) and scattering parameter (S-parameter) data.

The integrated CP generates the actuation voltage for the RF-MEMS switches and provides the bias voltage for the high-voltage switches. In section 3.2, on-chip charge pump topologies are analyzed. To control an HV inverter consisting of a low gate oxide breakdown voltage (BV_{GOx}) P-type lateral drift metal oxide semiconductor (PLDMOS) and an NLDMOS transistor a level shifting circuit is mandatory. In section 3.3, different concepts for high-voltage level shifting circuitries, required to control the high-voltage inverter, are analyzed and schematic diagrams of the circuits are shown. Since the level shifter is biased by an integrated charge pump, the main criteria was the Direct current (DC) leakage current which influences the power consumption of the level shifter.

In chapter 4, the designed circuitries required for the HV generation and switching are described. In section 4.1, the oscillator circuit providing the clock signal for the CP is described. In section 4.2.1, transient circuit simulation results of the previously analyzed CP types are presented and compared, based on the generated output voltage for various load conditions, second output voltage, circuit complexity and required layout area. Based on this comparison, a Dickson type CP was designed and is presented in section 4.2. After the description of the HV generation circuitries, the HV switching circuitries are presented. Firstly, a circuit based on HV LDHBTs is presented in section 4.3. As an alternative high-voltage switch, an LDMOS-based HV inverter including the mandatory level shifter circuit is described in section 4.4.1. In chapter 5, the designed demonstrator chips are described and measurement re-

sults are presented. Initially, an alternative approach without high-voltage switching circuitry: an RF-MEMS-based SPDT switch driven by two charge pumps and discharged by two NLDMOS transistors is designed and realized. Secondly, an RF-MEMS-based SPDT switch is designed and presented in section 5.1.2 which includes the high-voltage LDMOS inverters and a CP to control the embedded RF-MEMS switches. Lastly, an RF-MEMS-based impedance tuning circuit comprising four HV switches and powered by a single on-chip CP is described in section 5.2. The operation of the on-chip high-voltage generation and switching circuitry is demonstrated by the measured S-parameters for various combinations of activated RF-MEMS switches.

2 HV Transistors and RF-MEMS in a SiGe:C BiCMOS Technology

Two different high-voltage transistor types (LDMOS and HBT) are used in this work to drive the embedded RF-MEMS switch. In the following sections the HV devices and the embedded RF-MEMS switch are described in more detail and measured data is provided.

2.1 High-Voltage Complementary LDMOS

A p-type and an n-type LDMOS are the core transistors of a high-voltage inverter, which is designed in this work to control the RF-MEMS switch actuation voltage. The 0.25 μm SiGe:C BiCMOS process [46] is based on a low ohmic p-doped silicon substrate. Deep n-doped regions are mandatory for fabricating a high-voltage PLDMOS transistor. The challenge for the fabrication of PLDMOS transistors is to realize a very deep n-doped well (n-well) region in the p-doped silicon substrate. With the available implantation tool, the maximum depth for an n-well is approximately 1 μm . Therefore, the high-energy phosphorus implantation step is outsourced.

2.1.1 Process Integration of the High-Voltage LDMOS Transistors

In this section, the fabrication of modularly integrated high-voltage LDMOS transistors are described. Based on the experiences for processing of high-voltage LDMOS [47] the process flow was optimized and partially reordered. The cross-section of the symmetric HV-NLDMOS is shown in Fig. 2.1 and the cross-section of the symmetric HV-PLDMOS is shown in Fig. 2.2. An overview of the process flow for the HV LDMOS as described later on is shown in Fig. 2.3.




Figure 2.1: Cross-section of the symmetric HV-NLDMOS with a shared drain contact. (STI: shallow trench isolation, PW: p-doped well, n-LDD: lightly n-doped drain region, p+: highly p-doped region, n+: highly n-doped region).




Figure 2.2: Cross-section of the symmetric double gate HV-PLDMOS with a shared drain, surrounded with a substrate contact ring. (STI: shallow trench isolation, p-LDD: lightly p-doped drain region, NW: n-doped well, p+: highly p-doped region, n+: highly n-doped region).




Figure 2.3: Process flow diagram of base SiGe:C BiCMOS process including the HV LDMOS module. The bold fields indicate the five additional mask steps necessary for HV LDMOS preparation.

The process starts with the definition of silicon dioxide regions (shallow trench isolation (STI)) by dry etching trenches into silicon substrate and refilling these trenches with silicon dioxide. After removing the silicon nitride, used as the masking layer for the previous step, 3 μm thick photo-resist is deposited, exposed and developed based on the mask for the n-buried layer. The n-doped buried layer was implanted with an energy of 750 keV with a phosphorus dose of $5 \times 10^{13} \text{ cm}^{-2}$. Thereafter, a high-energy implantation step is performed to form deep n-well regions which are essential for high-voltage PLDMOS. For high-energy implantation in the 3 – 6 MeV range, a 10 μm thick layer of photo-resist is necessary to protect the remaining parts of the chip. At the time of fabrication, two external facilities with different implanter tools were available. Therefore, two wafers are processed with an implantation energy of 3 MeV and a phosphorus dose of $1 \times 10^{13} \text{ cm}^{-2}$, as well as three wafers with an implantation energy of 6 MeV and a phosphorus dose of $2 \times 10^{13} \text{ cm}^{-2}$. The p-lightly doped drain (LDD) drift region located beneath the shallow trench oxide of the high-voltage PLDMOS is formed by several implantation steps with various energies and boron doses. The n-LDD drift region of the high-voltage NLD MOS is formed by a set of implantation steps with several energies and phosphorus doses. Rapid thermal annealing steps reduce the crystallographic damages due to the previous implantation steps. Several boron implants are performed to define the p-well (PW) regions (substrate) for the low-voltage NMOS devices and the high-voltage NLD MOS transistors. To define the doping concentration in the source and the drift region of the high-voltage PLDMOS transistor, a set of phosphorus implantation steps with various energies and angles is performed. Thereafter, a series of boron enriched implantations with varying angles are performed to adjust the doping concentration in the source and drift region of the high-voltage NLD MOS transistors. These tilted implantation steps are used to perform the so called “pocket implant” and are not part of the previous flow used in [47]. Before the deposition of the gate oxide used for all MOS structures, a thermal annealing step is performed to recover the crystallographic structure affected by the previous implantations. After the annealing step, polycrystalline silicon is deposited to form the gates of the low and high-voltage MOS devices, the polysilicon resistors and the HBT base regions. One more annealing step is applied before continuing with the HBT module, which includes the etching of the emitter window, collector implantation, SiGe:C epitaxy for the base and deposition of arsenic doped amorphous silicon for the emitter. After the npn HBT module, the previously deposited polycrystalline silicon is structured




Figure 2.4: Forward output characteristic (drain current (I_D) as a function of drain-source voltage (V_{DS}) and gate-source voltage (V_{GS})) of the NLD MOS (a) and the HV-PLD MOS (b) transistor [47].

to form the gates of the MOS devices, the polysilicon resistors and the external base region of the HBTs. Thereafter, a low-energy arsenic implantation step with subsequent phosphorus-enriched implantation is used for doping the source, drain and gate regions of the NMOS transistors, collector contact of the npn HBT and the polysilicon resistors. Afterwards, a series of implantation steps are performed to define p-doped regions for the source, drain and gate regions of the PMOS transistors, external base contact of the npn HBT and the polysilicon resistors. The previously mentioned areas are coated with cobalt silicide before fabricating the contact plugs. The following process steps for the back end of line (BEOL) module comprising five aluminum copper (aluminum copper (AlCu)) metal layers, tungsten vertical interconnect access (VIAs) and the RF-MEMS switch module are described more detailed in chapter 2.3.

2.1.2 DC-Characteristics

In this section, the DC characteristics of the HV PLD MOS and the HV NLD MOS is described. In Fig. 2.4 the output characteristics (drain current (I_D) versus drain-source voltage (V_{DS}) with the gate-source voltage as parameter ($|V_{GS}| = 0$ V (0.5 V) 2.5 V)) of the HV-PLD MOS and NLD MOS transistor are depicted. With a gate-source voltage of 1.5 V the HV-NLD MOS transistor remains in the safe operating area (SOA) without showing breakdown up to 40 V. The HV-PLD MOS transistor can be biased with $V_{GS} = 2$ V.

In Fig. 2.5 the drain-source breakdown characteristics for both types of high-voltage




Figure 2.5: Drain-Source breakdown characteristic (drain current(I_D) versus drain-source voltage(V_{DS})) of the HV-NLDMOS (a) and the PLDMOS (b) transistor biased at a gate voltage $|V_{GS}| = 0$ V [47].

LDMOS transistors are shown. For these measurements, the gate-source voltage (V_{GS}) is set to 0 V. The breakdown (increased drain current) for the PLDMOS starts at $|V_{DS}| > 70$ V while the NLDMOS can be biased up to $V_{DS} = 80$ V.

In general, transistors with high-breakdown voltages have inferior high-frequency properties. Since the gate oxide thickness of the HV-LDMOS is 5 nm, equivalent to the LV-CMOS transistors, the gate-source capacitance is minimized at the cost of a maximum gate-source voltage $V_{GS} = 2.5$ V.

2.1.3 Conclusion

In this section, the process flow of the HV PLDMOS and NLDMOS transistor is described and measured DC characteristics are shown. In contrast to the previous HV-LDMOS process, the implantation of the deeply buried n-well required for the HV-PLDMOS was performed before the LV CMOS n- and p-well implantation. Two additional masks are used in this process flow for the n-LDD and p-LDD implantations. This enables the use of different doses, energy levels and tilt compared to the standard CMOS n- and p-well dopings. With these additional masks, the fabrication of the LDD regions and the well region can be independently controlled. The measured drain-source breakdown voltage of $BV_{DS} = 70$ V for the PLDMOS and 80 V for the NLDMOS transistor prove their usability as high-voltage devices for a DC switch matrix.




Figure 2.6: Cross-section of the LDHBT. The region LDC2 defines the collector drift region to increase the BV_{CEO} of the device. (STI: shallow trench isolation, PW: p-doped well, p+: highly p-doped region, n+: highly n-doped region).

2.2 High-Voltage Bipolar Transistor

In section 2.1, the fabrication of the SG25 HV-LDMOS transistors is described and the measured DC characteristics are shown. A second high-voltage transistor developed in this technology is a bipolar transistor. Several low-voltage SiGe:C npn HBTs are realized in this $0.25\mu\text{m}$ BiCMOS process [52]. The highest collector-emitter breakdown voltage (BV_{CEO}) for an SiGe:C npn HBT is 7 V. To increase the BV_{CEO} , the collector of the HBT is modified resulting in a so called LDHBT (lateral drift region heterojunction bipolar transistor) [49], [50]. In general, the cost for an increased BV_{CEO} required for this application is a decreased f_T and f_{Max} .

2.2.1 Process Integration of the npn LDHBT

The npn LDHBT has an equivalent base-emitter construction like the low voltage SiGe:C HBTs described in [52]. Due to the modified collector, the BV_{CEO} could be increased up to 50 V. A schematic cross-section is depicted in Fig. 2.6. To achieve a superior breakdown voltage, the collector doping profile of the LV HBT is modified and an additional lateral drift region (LDC2) for the collector is introduced. The breakdown voltage of the LDHBT can be varied by changing the length of the lateral drift region. The construction of the lateral collector drift region is comparable with the lateral drain drift region of an NLDMOS device described in section 2.1. An overview of the BiCMOS process flow including the LDHBT module is shown in Fig. 2.7.




Figure 2.7: Process flow diagram of base SiGe:C BiCMOS process with LDHBT module. The bold fields indicate the additional mask steps necessary for LDHBT preparation [49], [50].

Two additional masks (LDC1, LDC2) are used in three extra mask steps (in bold) for preparation of the LDHBT. Firstly, the shallow trench areas (STI) are etched into the lightly p-doped silicon substrate and refilled with silicon dioxide (SiO_2). As the second mask step, the high-dose phosphorus implant for the n-buried layer is performed. Hereafter, the collector area (LDC1) for the LDHBT is patterned and an additional series of phosphorus implantations are applied to define the collector region of the high-voltage HBT. These steps are followed by another implantation step to form the collector drift region (LDC2). Now, photoresist is deposited and patterned to enable the low dose phosphorus implantations for the collector of the high-speed HBTs. Hereafter, a series of boron-rich implantation steps are applied to form the p-well regions. These regions are needed to fabricate the NMOS transistors or to define isolated p-well regions. To fabricate the n-well regions, a series of Phosphorus implantation steps with different energies and doses are applied. Now, the complete wafer is covered with a 5 nm gate oxide for the MOS devices, followed by the deposition of polycrystalline silicon used for the gates of the MOS devices and the polysilicon resistors. Afterwards, photoresist is deposited and double exposed based on the HBT emitter window mask and the LDHBT emitter window mask (LDC1). The previously deposited polysilicon is now removed using a dry etching process. Now, monocrystalline silicon germanium is grown in the emitter windows using epitaxy to form the base region of the HBTs. The fabrication of the emitter is started with a low-pressure chemical vapor deposition of SiO_2 and a n-doped amorphous silicon layer on top of the base region. These steps are followed by the fabrication of the spacers at the emitter edge using a reactive ion etching process. A last n-doped implantation step (SIC) is performed to form the inner collector region. Subsequently, the emitter region is filled with highly arsenic doped amorphous silicon by chemical vapor deposition. Hereafter, the polycrystalline silicon for the gates of the MOS devices, the polysilicon resistors, and the external HBT base link are structured. A low-energy arsenic implantation and a phosphorus implantation is used to form the source and drain regions of the NMOS transistors. In the next steps, the source, gate and drain regions of the P-type metal oxid semiconductor (PMOS) transistors and the external base of the HBT are implanted. The front end of line (FEOL) components are finalized by a last thermal anneal step and the deposition of CoSi on the source, drain, gate areas of the MOS devices, on the emitter, collector, base regions of the HBTs, on the contact area of the polysilicon resistors and on the substrate contact regions.




Figure 2.8: Forward Gummel characteristic (collector (I_C)-, base (I_B)-, substrate (I_{sub}) current versus base-emitter voltage (V_{BE})) for a single ($A_E=1.76 \mu\text{m}^2$) npn LDHBT for collector-emitter voltages $V_{CE}=8$ and 32 V [50].

2.2.2 DC Characteristics

Measured Gummel characteristics: collector current (I_C) and base current (I_B) versus base-emitter voltage (V_{BE}) for different collector-emitter voltages (V_{CE}) are depicted in Fig. 2.8. While the current gain (I_C/I_B) remains stable, the substrate current (I_{sub}) is significantly increased at higher collector-emitter voltages. This indicates the influence of the parasitic substrate pnp transistor (emitter: base (npn HBT); base: collector (npn HBT); collector: p-substrate). Further process optimizations in the collector region of the npn transistor are necessary to decrease the current gain of the parasitic pnp transistor, resulting in a reduced substrate current. The output characteristic $I_C(V_{CE}, V_{BE})$ of the high-voltage npn transistor is depicted in Fig. 2.9(a). For a LDHBT array with a total emitter area $A_E=88.2 \mu\text{m}^2$ a collector current $>30 \text{ mA}$ is measured at $V_{CE}=20 \text{ V}$ and $V_{BE}=0.85 \text{ V}$. The onset of the base current (I_B) reversal (depicted in Fig. 2.9(b)) from the output characteristic $I_C(V_{CE}, V_{BE}=0.7 \text{ V})$ is used to determine the collector-emitter breakdown voltage (BV_{CEO}) of the LDHBT. With this method a $BV_{CEO} > 51 \text{ V}$ is extracted. To determine the collector-base breakdown voltage (BV_{CBO}), the emitter is not contacted and the collector-base diode is biased in reverse mode. Thus, the emitter is floating at an undefined voltage. The resulting collector current (I_C) versus collector-base voltage (V_{CB}) is shown in Fig. 2.9(b). At a collector-base voltage greater than 56 V , the collector current is increasing significantly.




Figure 2.9: (a) LDHBT DC forward output characteristic (collector current (I_C) versus collector-emitter voltage (V_{CE}) and base-emitter voltage (V_{BE})) of an array consisting of 50 single HBTs resulting in a total A_E of $88.2 \mu\text{m}^2$. (b) Measured breakdown voltages $BV_{CEO} = 51$ V (base current (I_B) versus collector-emitter voltage (V_{CE}) and $BV_{CBO} = 56$ V (collector current (I_C) versus collector-base voltage (V_{CB})) of a single LDHBT array of 50 single devices [50].

2.2.3 Conclusion

In this section, the process flow and the DC characteristics of an HV npn HBT, modularly integrated in a $0.25 \mu\text{m}$ SiGe BiCMOS technology, is described. According to the measured breakdown voltages (BV_{CBO} and BV_{CEO}) of the described HV-LDHBT it was estimated that the npn transistor is also suitable to be used as a high-voltage switch. Compared to the HV NLD MOS transistor described in [47] the high-frequency performance of the npn LDHBT [50] is inferior but superior compared to the combination of NLD MOS and PLD MOS transistor. Since the npn LDHBT is used in a DC switch matrix the, high-frequency parameters f_T and f_{Max} are less important. Thus, it is reasonable to design an experimental circuit based on the presented high-voltage bipolar transistor.

2.3 Embedded RF-MEMS Switch

Embedded RF-MEMS switches are part of the “More than Moore” strategy proposed by the international technology roadmap for semiconductors (ITRS) [53]. An overview of different processing approaches and how these mechanical devices can be embedded or combined with a CMOS or BiCMOS technology is given in [54]. One possibility is to use the existing BEOL metalization layers of the BiCMOS process. A few additional processing steps are required to release the movable part of the MEMS construction and for the encapsulation of the MEMS device.

In Fig. 2.10(a) and Fig. 2.10(b) Scanning electron microscopy (SEM) images of the SG25(a) and the 0.13 μm SiGe:C BiCMOS (SG13)(b) RF-MEMS switches are depicted. Due to the wafer level encapsulation (WLE) of the SG13 RF-MEMS switch, the movable membrane is covered. A Focused ion beam (FIB) cut is applied to enable a view into the cavity. These devices are optimized for frequencies starting from 30 GHz (SG25 [9], [41]) up to 240 GHz (SG13 [55], [56]). In general, these devices are variable capacitors with a fixed (RF signal line) and a movable (membrane) electrode. Since the fixed plate is the RF signal line and the movable second plate is connected to ground, the RF signal transmission can be modulated. As most of the RF-MEMS switches, the membrane is electrostatically actuated. The high actuation voltage is applied to dedicated electrodes adjacent to the RF signal line, minimizing the dielectric charging of the isolation layer deposited on top of the RF signal line. Therefore, stiction or latching of the RF-MEMS switch membrane due to dielectric charging is avoided. Additionally, dedicated high-voltage electrodes avoid the implementation of DC-blocks to protect the active circuits from the MEMS actuation voltage. Furthermore, the bandwidth of the RF-MEMS switch is not limited by the DC-blocks.




Figure 2.10: SEM images of the (a) SG25 RF-MEMS switch [57] and (b) encapsulated SG13 RF-MEMS switch [10]. The cross-section in the lower right corner shows the etched cavity (released membrane) and the encapsulation.




Figure 2.11: Cross-section of BEOL embedded (a) SG25 RF-MEMS switch [58] with the membrane realized in the metal3 level and (b) SG13 RF-MEMS switch with wafer level encapsulation [10]. The high-voltage electrodes (HV) are in metal4 (M4) layer while metal5 (M5) is used for the RF signal line.

2.3.1 Process Integration

The RF-MEMS switches are integrated using the existing metalization layers of the BiCMOS technologies. Cross-sections of the 0.25 μm SiGe BiCMOS (SG25) and the 0.13 μm SiGe BiCMOS (SG13) RF-MEMS switches are shown in Fig. 2.11(a) and Fig. 2.11(b). The FEOL includes the bipolar, CMOS, LDMOS devices and polysilicon resistors. MIM capacitors, inductors and RF-MEMS switches are part of the BEOL. It should be noted that the RF-MEMS switch module does not affect the parameters of the FEOL transistors. Thus, the fabrication of the 0.25 μm FEOL is not described here but can be found in [46], section 2.2 and section 2.1.

A brief description of the 0.25 μm BEOL process comprising five metalization layers is given. The flow diagram is depicted in Fig. 2.12.

After the FEOL is processed, the first inter layer dielectric (ILD)-0 is deposited and patterned to define contact regions. The contact regions are filled with tungsten followed by the deposition of AlCu as the first metalization layer (metal1 (M1)). A thin layer of silicon nitride (Si_3N_4) is deposited on top of the RF-MEMS switch electrodes located in metal1 to define an etch stop layer (ESL). The ESL prevents under etching during the membrane-releasing step and avoids an electrical contact between electrode and membrane. This step was specifically introduced for the RF-MEMS switch module. After this, the next ILD-1 layer is deposited, structured and filled with tungsten to define the VIAs, followed by the deposition and structuring of metal2 (M2) to define the RF-MEMS switch RF signal line. To prevent an electrical and mechanical contact between the RF-MEMS switch RF signal line and the moving membrane and to define the contact capacitance, a further silicon nitride layer is deposited directly on the RF-MEMS switch signal line. This layer is also used as an insulation layer for the MIM capacitor. Subsequently, the next ILD-2 layer is deposited, structured and filled with tungsten to define VIA2, followed by the deposition and structuring of metal3 (M3) to define the RF-MEMS switch membrane. The fabrication of VIA3, metal4 (M4), VIA4 and metal5 (M5) is similar to the previously described metalization steps. After the final deposition of the passivation layer, areas including a RF-MEMS switch are defined using an additional mask. The movable membrane is released by removing firstly the passivation, by applying an etching process, followed by a further etching step to remove the silicon dioxide.

Applying an electrode voltage in the range of 20 – 40 V is sufficient to actuate the RF-MEMS switch implemented in the 0.25 μm process [9], [41]. For an increased




Figure 2.12: Process flow diagram of SG25 RF-MEMS switch. One additional mask is necessary for releasing the RF-MEMS switch membrane.

mechanical stability and a reduced oxide etching time (membrane release), the membrane of the SG13 RF-MEMS switch is realized in a thicker metalization layer (TM1 shown in Fig. 2.11(b)) - hence, the required actuation voltage is increased to 60 V [59]. The increased actuation voltage complicates the design of the on-chip charge pump and high-voltage switching circuitries. Therefore, high-voltage transistors and circuitries with higher operating voltages must be developed for the 0.13 μm technology.

2.3.2 CV and RF Characteristics

In Fig. 2.13(a), the measured C-V characteristics of a single SG25 RF-MEMS switch [30] are depicted. The red trace shows the measured capacitance of the encapsulated RF-MEMS switch and the blue trace indicates the capacitance without silicon cap. For an electrode voltage greater than 30 V, the RF-MEMS switch membrane is electrostatically pulled towards the RF signal line. Resulting in an increased value for the measured capacitance. The closest membrane to signal distance (isolation-state) is obtained with an electrode voltage of 45 V. In Fig. 2.13(b) the measured C-V characteristics of an embedded SG13 RF-MEMS switch [10] is shown. The red trace shows the un-deembedded RF-MEMS switch contact capacitance (including the coupling of the RF signal line to the silicon substrate) and the black trace shows the deembedded RF-MEMS switch contact capacitance. Due to the larger electrode to membrane distance and the increased stiffness of the membrane, compared to the SG25 RF-MEMS switch, the pull-in (isolation-state) occurs at approximately 50 V. The extracted RF-MEMS switch “up-state” (black trace, $V = 0$ V) capacitance is 13 fF and the average “down-state” capacitance is 149 fF, resulting in a down to up ($C_{\text{on}}/C_{\text{off}}$) ratio of 11.

The measured and simulated S_{21} for the isolation (down)- and transmission (up)-state of a SG25 RF-MEMS switch is shown in Fig. 2.14(a). In Fig. 2.14(b) the measured and simulated behavior for the isolation (S_{21})- and transmission (IL)-state of a 140 GHz SG13 RF-MEMS switch is depicted. The black trace is S_{21} and the blue trace $IL = 10 \cdot \log \left(|S_{21}|^2 / (1 - |S_{11}|^2) \right)$ considers the back-scattered RF signal (S_{11}).




Figure 2.13: Measured C-V characteristics of a (a) SG25 RF-MEMS switch [30] (before (blue) and after (red) encapsulation) and (b) SG13 RF-MEMS switch. The measured capacitance (red trace) includes the signal line to substrate capacitance. The black trace shows the extracted RF-MEMS switch contact capacitance [10].

2.3.3 Conclusion

The process flow of the embedded RF-MEMS switch is described in this section. Measured C-V and Radio frequency (RF) characteristics are shown.





Figure 2.14: Measured and simulated isolation (down-state) and RF signal attenuation (up-state) (S_{21}) of embedded (a) SG25 RF-MEMS switch [58] and (b) SG13 RF-MEMS switch with wafer level encapsulation [10]. The blue trace (insertion loss(IL) = $10 \cdot \log(|S_{21}|^2/(1-|S_{11}|^2))$) considers the reflected RF signal S_{11} .

3 High-Voltage Building Blocks

The high-voltage transistors described in section 2.2 and section 2.1 are the core elements in the on-chip HV switching units. In this chapter, the high-voltage building blocks: the high-voltage capacitors, the charge pump and the level shifter are described and analyzed.

Since the actuation voltage required by the embedded RF-MEMS switch exceeds the breakdown voltage of the available MIM capacitors, a high-voltage capacitor which employs the metallization layers of the BEOL is described in section 3.1. These capacitors are part of the HV generation circuitry (CP). Different on-chip CP topologies are described and analyzed in section 3.2. The CP must provide a stable output voltage for various load conditions. Furthermore, a second output voltage is required to bias the HV switching circuitry.

For controlling the HV PLDMOS transistor with its maximum gate-source voltage of 2.5 V, a level shifter circuit is required. Therefore, different level shifter (LS) circuitries are described and analyzed in section 3.3. A minimum DC current consumption is the major selection criteria, since the level shifter (LS) is powered by the integrated CP.

3.1 Integrated High-Voltage Capacitors

Since the voltage drop across the capacitors can exceed the breakdown limit in the charge pump and in the level shifter circuit, high-voltage capacitors are required. A serial combination of low-voltage BEOL MIM capacitors (cross-section depicted in Fig. 3.1(a)) will increase the maximum operating voltage with a decreasing total capacitance ($1/C_{tot} = \sum_1^n 1/C_n$). The operating voltage will be divided equally over identical sized capacitors ($V = \sum_1^n V_n$). By increasing the number of serial connected capacitors, the required chip area is also increased resulting in a decreasing capacitance per chip area ratio. In [60] a geometrically complex multi-metal capacitor with staggered "finger"-structure as a high-voltage capacitor is described. The electric field spreads vertically and horizontally, resulting in an increased capacitance




Figure 3.1: Cross-section of a (a) MIM and a (b) stacked metal capacitor [61].




Figure 3.2: Measured leakage current of a MIM and a stacked metal capacitor (BEOL) [61].

per area ratio. Using the metallization of the BEOL, a parallel plate capacitor (cross-section is shown in Fig. 3.1(b)) is designed [61]. The thicknesses of the ILD layers between the different metal layers ranges from $0.55 - 2 \mu\text{m}$. Therefore, the silicon dioxide (ILD-1) thickness of $0.55 \mu\text{m}$ between metal1 and metal2 limits the operating voltage. Since the distances between the metallization layers (electrode of the capacitor) are larger compared to the MIM capacitor, the breakdown voltage is increased at the cost of a decreased capacitance per area ratio from $1.5 \text{ fF}/\mu\text{m}^2$ (MIM) to $0.3 \text{ fF}/\mu\text{m}^2$. The aforementioned capacitance per area ratio includes a change of the dielectric constant of $\epsilon_r = 7$ for silicon nitride (Si_3N_4) and $\epsilon_r = 4.1$ for silicon dioxide (SiO_2). The dielectric strength of both materials is in the range of 10^7 V/cm . current versus voltage (I-V) measurements (depicted in Fig. 3.2) up to 200 V could not cause a breakdown of the stacked metal capacitor while a current of $1 \mu\text{A}$ @ 30 V is measured for a single MIM capacitor. Accepting a leakage current of 1 pA @ 100 V will result in a serial combination of 10 MIM capacitors. A charge pump based on the stacked metal approach (7 metallization layers) provides an output voltage up to 70 V [61].

3.2 On-Chip High-Voltage Charge Pumps

Depending on the availability of external high-voltage sources like 28 V or 50 V or even higher [62], [63] in satellite [64] applications or base stations [65] an, integrated high-voltage source is mandatory to drive the MEMS. The required output voltage of the integrated charge pump depends on the actuation voltage of the MEMS switch. In this work the target output voltage of the charge pump is in the range of 30–40 V. Independent from the circuit concept the most obvious parameter is the number of charge transfer stages (CTS) and the voltage gain per stage. There are various parameters which influence the output voltage of the charge pump shown in the symbolic equation 3.1.

$$V_{OUT} = f(CTS, clock, CP_{Load}, V_{IN}) \quad (3.1)$$

The output voltage (V_{OUT}) is not necessarily proportional to the clock frequency (f_{CLK}) and amplitude (V_{CLK}). In fact, the optimum clock frequency depends on the dimension of the capacitors used in the CTSs. A further important boundary condition is the targeted output power which depends on the load impedance (CP_{Load}) of the CP. Furthermore, the output voltage of the CP must not drop below the actuation voltage of the RF-MEMS switch for varying load impedances. The last parameter in the equation is the input voltage (V_{IN}) of the CP which is mostly connected to the bias supply. This input can be used to fine-tune the output voltage of the CP.

To minimize the modulation of the RF-MEMS switch membrane position which influences the capacitance, a low-voltage ripple on the charge pump output is necessary. On the other hand, this voltage ripple enables the usage of a capacitive voltage divider as feedback circuit to control the CP. Depending on the application, additional intermediate output voltages are necessary. In case of a HV switching matrix connected to the CP and driven by level shifters (described in section 3.3.3) a second output voltage ($HS_{V_{SS}}$) is required. To avoid the breakdown of the connected low voltage (LV) MOS transistors, the voltage offset ($HS\Delta = V_{OUT} - HS_{V_{SS}}$) must not exceed the BV_{GOx} and BV_{DS} of the LV MOS transistors.

In the next sections, three charge pump topologies are described and analyzed with regard to the following aspects:

- two-phase clock signal
- maximum output voltage (V_{OUT}) and load current
- additional output voltage ($HS.V_{SS}$)
- ratio ($HS\Delta = V_{OUT} - HS.V_{SS} < BV_{GOx}$) and voltage ripple
- compatibility with available process

3.2.1 Dickson Charge Pump

The schematics of a Dickson charge pump [66] is shown in 3.3. A differential clock signal (Clk, Clk_n) is required to drive the CP. The diode-connected low-voltage NMOS transistors must be placed in isolated p-well regions to avoid the breakdown of the NMOS transistors and to avoid an increased threshold voltage (V_{th}) due to the body effect with an increasing number of stages and output voltage.




Figure 3.3: Six stage Dickson charge pump [66] using NMOS-based CTS. Low voltage MOS transistors must be placed in separated isolated p-wells (dashed line) to avoid the device breakdown and to avoid a modulation of V_{th} due to the body effect.

A parasitic capacitance to substrate (C_S) leads to a reduction of the voltage gain. BEOL MIM capacitors or stacked metal capacitors have a decreased substrate coupling compared to p-n junction capacitances. Thus, BEOL capacitors (section 3.1) are preferred even though they have a lower capacitance per area ratio.

A charge pump can be defined by an ideal voltage source (V_0) and a resistor (R_S). The generated output voltage (V_{OUT}) therefore depends on V_0 and the voltage drop across the stage resistance (R_S) caused by the load current (I_{OUT}) (equation 3.2). The equation 3.3 to calculate the generated voltage (V_0) for the Dickson CP is based

3 High-Voltage Building Blocks

on [66]. If BEOL capacitors are used for the CP design, the C_S can be neglected. Thus, equation 3.3 can be simplified to estimate the generated voltage. The equivalent resistance (R_S) in equation 3.2 can be calculated using equation 3.4 or the simplified version assuming that $C \gg C_S$. Based on equation 3.5, the ripple (V_{rpl}) of the generated voltage is calculated. The load resistance (R_{Load}) represents the connected circuitries e.g. high-voltage switching circuitries. The higher the load current the faster the output capacitors (C_{OUT}) are discharged. Thus, the voltage ripple is increasing, which can be compensated by increasing the clock frequency (f_{clk}). To estimate the number of stages (N) required for a defined output voltage (V_{OUT}) equation 3.3 can be rearranged resulting in equation 3.6.

$$V_{OUT} = V_0 - I_{OUT} \cdot R_S \quad (3.2)$$

$$\begin{aligned} V_0 &= V_{IN} - V_{th} + N \left[\left(\frac{C}{C + C_S} \right) \cdot V_{clk} - V_{th} \right] \\ &\text{with } C \gg C_S \\ V_0 &\approx V_{IN} - V_{th} + N [V_{clk} - V_{th}] \end{aligned} \quad (3.3)$$

$$\begin{aligned} R_S &= \frac{N}{(C + C_S) f_{clk}} \\ &\text{with } C \gg C_S \\ R_S &\approx \frac{N}{C \cdot f_{clk}} \end{aligned} \quad (3.4)$$

$$V_{rpl} = \frac{V_{OUT}}{f_{clk} \cdot R_{Load} \cdot C_{OUT}} \quad (3.5)$$

$$N = \frac{V_0 - V_{IN} + V_{th}}{V_{clk} - V_{th}} \quad (3.6)$$

These equations can also be applied for Dickson CP including the modified CTS described in [31]. The charge transfer stage (depicted in Fig. 3.4) is based on PMOS transistors.

To avoid the body effect (substrate bias or backgate effect) which changes the threshold voltage of the PMOS transistor, two additional PMOS transistors are integrated to adjust the body (n-well) voltage, resulting in a source-body voltage $V_{SB} \approx 0V$. Therefore, the threshold voltage V_{th} of the PMOS transistors in every stage remains




Figure 3.4: Modified Dickson CTS to adjust the threshold voltage (V_{th}) of the MOS transistor [31]. The PMOS transistors are placed in an n-well surrounded by a low doped p-region to increase the n-well to substrate breakdown voltage.

unchanged, resulting in a minimized voltage drop in each stage. Equation 3.7 can be used to calculate the effective threshold voltage (V_{th}) for an NMOS or PMOS transistor.

$$V_{th} = V_{th0} \pm \gamma \left(\sqrt{|2V_{fb}| + V_{SB}} - \sqrt{|2V_{fb}|} \right) \quad (3.7)$$

$$\gamma = \frac{\sqrt{2q\epsilon_{Si}N_{A,D}}}{C_{Ox}} \quad (3.8)$$

The equation contains the Zero-bias threshold voltage (V_{th0}), the Source to body voltage (V_{SB}), the body effect coefficient (γ , equation 3.8) and the flat-band voltage (V_{fb}). Furthermore, the physical constants permittivity of silicon (ϵ_{Si}) and the elementary charge (q) are included. In [67], [68], a detailed analysis is provided and further examples are given considering this effect.




Figure 3.5: (a) Single CTS latched CP described in [32] (the dashed line symbolizes an isolated p-well and the grey area indicates the n-well) and (b) schematics of a N-stage latched CP.

3.2.2 Latched Charge Pump

The schematics of a single CP stage is shown in Fig. 3.5(a). With its two cross coupled CMOS inverters, the topology of the CP is equal to a CMOS static random-access memory (SRAM) cell (latch). Hence, this topology is named as latched CP. A charge pump with three stages is described in [32]. An extended version is described in [19] where two charge pumps are combined. One CP is used to increase the voltage while the second is configured in reverse mode to decrease the output voltage. In this approach two independent clock generator circuits are implemented. Similarly to the Dickson CP, the latched CP requires capacitors with sufficiently high breakdown voltage. A difference to the Dickson CP is the need of two capacitors per stage. This fact causes also an increased sensitivity regarding the stray capacitance.

The generated output voltage (V_{OUT}) can be calculated using equation 3.9. The voltage gain per stage (ΔV) is multiplied by the number of stages and the input voltage (V_{IN}) is added.

$$V_{OUT} = V_{IN} + N \cdot \Delta V \quad (3.9)$$

The voltage gain (shown in equation 3.10) is proportional to the clock signal amplitude (V_{Clk}) and is reduced by the voltage drop caused by the equivalent stage resistance (R_S).

$$\begin{aligned}\Delta V &= V_{Clk} \cdot \frac{C}{C + C_S} - R_S \cdot I_{OUT} \\ \text{with } C &\gg C_S \\ \Delta V &= V_{Clk} - R_S \cdot I_{OUT}\end{aligned}\tag{3.10}$$

Equation 3.11 shows the dependence of the stage resistance on the clock frequency, stage capacitance and switch resistance (R_{switch}).

$$R_S = \frac{1}{f_{Clk} \cdot C} + R_{switch}\tag{3.11}$$

According to equation 3.12, the output voltage ripple (V_{rpl}) can be decreased by increasing the clock frequency (f_{Clk}). In [69] the concept of two parallel CPs biased with two anti-phase clock signals is mentioned to reduce the ripple of V_{OUT} . One drawback of this approach is the increased complexity of the CP circuitry. To keep the same chip size, the stage capacitance needs to be halved, resulting in an inferior stage capacitance to stray capacitance (C_S) ratio which will decrease the voltage gain per stage. Equation 3.13 can be used to estimate the number of stages (N) required for a defined output voltage (V_{OUT}).

$$V_{rpl} = \frac{V_{OUT}}{f_{Clk} \cdot R_{Load} \cdot C_{OUT}}\tag{3.12}$$

$$\begin{aligned}\text{with equation 3.9, 3.10 and 3.11} \\ N &= \frac{V_{OUT} - V_{IN}}{V_{Clk} - (1/f_{Clk} \cdot C + R_{switch}) \cdot I_{OUT}}\end{aligned}\tag{3.13}$$

3.2.3 Greinacher-Cockroft-Walton Charge Pump

The original concept presented in [70] and [71] is based on discrete components and was adapted in [72] to be used in microelectronic circuits. The Greinacher-Cockroft-Walton (GCW) CP is considered because of the relaxed conditions regarding the operating voltage for the capacitors. Therefore, stacking of MIM capacitors or bulky staggered finger backend capacitors are not needed, which results in a small layout size. Similar to the latched CP, each stage requires two capacitors. A single GCW CP stage is shown in Fig. 3.6(a) and in Fig. 3.6(b) a n-stage CP including the PMOS




Figure 3.6: (a) Modified Greinacher-Cockroft-Walton charge transfer block for integrated circuit applications presented in [72] and (b) schematics with N stages including output stage and load capacitor (the dashed line symbolizes an isolated p-well and the gray area indicates the n-well).

output stage is depicted. The NMOS transistors are surrounded by a dashed line which symbolizes an isolated p-well and the gray area around the PMOS transistors represents the n-well. A detailed description and measurement results of an integrated GCW charge pump can be found in [72]. According to [73], the Greinacher-Cockroft-Walton CP has a large voltage gain which reduces the number of stages (N) and capacitors, resulting in a minimized layout size. Since the CP is loaded by the MEMS Electrode capacitance and power efficient high-voltage inverters, the high output impedance ($Z=f(N^3)$) of the GCW must be considered during the design process. The following equations 3.14 and 3.15 were taken from [72].

$$V_{OUT} = (N + 1) V_{DD} - \Delta V - \sum_{n=1}^N \frac{n \cdot I_{OUT}}{C_n \cdot f_{clk}} \quad (3.14)$$

ΔV is the voltage loss caused by the stray capacitance (C_S) and increases exponentially with the number of stages. In the Dickson CP, the voltage loss due to stray capacitance is increasing linearly. The authors of [72] mention the usage of MIM capacitors located in the metallization of the BEOL to minimize the stray capaci-

tance and hence the voltage loss. Therefore the output voltage of the charge pump can be estimated as follows (equation 3.15).

$$\text{with } C \gg C_S$$

$$V_{OUT} = (N + 1) V_{DD} - \sum_{n=1}^N \frac{n \cdot I_{OUT}}{C_n \cdot f_{clk}} \quad (3.15)$$

3.2.4 Conclusion

The three analyzed CPs have advantages and disadvantages. In comparison to the latched CP, the modified Dickson CP based on PMOS transistors does not require a triple well process. Nevertheless, high-voltage capacitors are mandatory for both CP topologies. This is the advantage of the GCW CP, which does not require HV capacitors. On the other hand, the GCW charge pump has a higher output impedance. Therefore, the presented CPs are further analyzed and compared, based on circuit simulation results in section 4.2.1.

3.3 Integrated High-Voltage Level Shifter

Level shifter circuits are required to generate the high-voltage control signal (gate-source voltage) for the PLDMOS transistors which are part of the high-voltage inverter. The output voltage swing of the circuit must be adapted to the connected PLDMOS transistors with their low gate-source breakdown voltage (BV_{GS}). The major requirement for the design of a level shifter powered by an on-chip charge pump is to minimize the power consumption. If the level shifter is combined with a charge pump, the circuit must have a DC current leakage per HV node below $1\mu A$. Otherwise, the charge pump needs to be designed for higher output power levels, resulting in an increased layout area. Furthermore, the efficiency of the HV generation and switching circuitry is decreased.

Fast high-voltage level shifter topologies are also used in DC/DC converters. In contrast to the DC/DC converters where only a single but fast level shifter (LS) is needed, several compact and less complex LS are required in RF-MEMS control matrix applications. The authors of [74] present a rather complex level shifter with an average DC current leakage of $100\mu A$. In [75] a charge coupled level shifter (CCLS) is described with a current consumption below $1\mu A$. The drawback of this circuit is the need of an external $10\mu F$ capacitor. The idea in [76] is similar to [75]: a capacitively coupled level shifter without off chip components. For HV switch matrix applications, a compromise between control circuit complexity, speed and power consumption needs to be found. In the following sections, various topologies are described and analyzed for their usability in combination with an on-chip charge pump. The main criteria for the level shifter circuit are shown with decreasing priority in the following list:

1. no off-chip components
2. low power consumption (permanent leakage current)
3. low circuit complexity
4. switching speed

3.3.1 DC Coupled Level Shifter

A simple high-voltage level shifter with negligible steady state current consumption and CMOS like operation is presented in [77]. The key components are PLDMOS transistors offering a BV_{GOx} as high as the bias voltage. Due to the thick gate oxide of the PLDMOS transistors, the switching rise and fall time of this approach is low. Another drawback is the availability of thick gate oxide PLDMOS transistors, since only thin gate oxide, as used for low-voltage MOS transistors, is available in the same process. Thick gate oxide PLDMOS transistors are not implemented in IHP's SiGe BiCMOS process.

The schematics of the most common used level shifter in DC/DC converter is shown in Fig. 3.7. The maximum current is limited by a current mirror and two PMOS transistors in diode configuration are used to set the high-side voltage swing. This topology has a constant steady state current, which is a big drawback for low power applications but can be limited with a current mirror. Using a current mirror, the high-side voltage swing will be reduced, which can be compensated using two PMOS transistors connected in diode configuration (enclosed in dashed line). Furthermore, the source potential of the not isolated NLDMOS transistors (M1, M2) is increased due to the current mirror and therefore the threshold voltage is influenced (body effect). The level shifter of [78] was realized in a SOI process which offers isolated high-voltage transistors. Another possibility is to design the circuit in a triple well process like [79]. In contrast to the aforementioned topologies, the circuits in [74] do not include a current mirror. This causes a high leakage current and cannot be used in conjunction with a low power charge pump.

A very fast level shifter using a comparator in the high-side is presented in [80]. Since one of the two branches is always conductive, a constant static current is drawn from the power supply. The fast 50 V level shifter is designed for a DC/DC buck converter and has a current consumption of 300 μ A. This current consumption needs to be scaled by a factor of 100 to be in a usable range for a RF-MEMS control matrix. Therefore, this circuit cannot be combined with a low power charge pump.

3.3.2 Pulse-Triggered Level Shifter

Instead of applying a constant control signal, only short pulses are applied to change the output state of the pulse-triggered level shifter. Using a pulsed control signal will significantly reduce the current consumption of the level shifter. The advantage

is a reduced steady state current with the need of a pulse generation circuitry and a memory element to store the output state. In [81], a high-voltage driver for 80 x 104 bistable matrix Liquid crystal display (LCD) was developed. The level shifter depends on the capacitor as a memory element and can be used if the load impedance is very high. An output buffer is required for low-ohmic loads to prevent the discharging of the memory capacitor. In [76] a pulse-triggered level shifter with very low static current is described. To store the output state of the level shifter a RS flip flop is implemented. The high-side includes Zener diodes which are often not available as an integrated device. As described in [82], the circuit shown in Fig. 3.7 can be controlled with a pulsed complementary control signal at (In1, 2). The functionality of the level shifter is like [81] and depends on the capacitor as a memory element. The switching speed is dependent on the charging and discharging time of the memory- and load capacitance. This concept was used in a high-voltage driver matrix with 160 outputs as a driving circuit for Liquid powder displays (LPDs). Limiting the current to the μA range which can be provided by the charge pump will reduce the output signal amplitude. The schematic of a pulse-triggered level shifter presented in [83] is depicted in Fig. 3.8. The circuit employs NLDMOS transistors to bridge the voltage gap between high-side and low-side part. Since the gate of the NLDMOS transistor is connected to V_{DD} , the transistor is always conductive. The source follower operation of M5,6 causes a minimum voltage swing at the drain




Figure 3.8: Pulse-triggered level shifter presented in [83]. An NLDMOS transistor is introduced to isolate the high-side (dashed line) part from the low-side.

of M3,4, improving the speed by minimizing the transferred charge in the drain of M3,4. In [84] a 50 V pulse triggered level shifter including high-side latch is described. MOS transistors with various breakdown voltages (BV_{GOx}/BV_{DS}) are used, which limits the possible technologies to realize this circuitry.




Figure 3.9: Circuit diagram of capacitively coupled level shifter equivalent to (a) [78], [85] and (b) [86]. The capacitors isolate the low-voltage part from the high-voltage part. The dashed line symbolizes an isolated p-well and the gray area indicates the n-well.

3.3.3 Capacitively Coupled Level Shifter

In [85] a capacitively decoupled LS topology for negative voltages is proposed. The advantage of this approach is the suppressed steady state current due to the introduced capacitors and the isolation of two different voltage domains from each other. The maximum voltage depends on the breakdown voltage of the capacitors and can be easily multiplied by connecting multiple capacitors in series. Depending on the operating voltages, the high-side transistors have to be isolated from the p-substrate (low-side) by either using a SOI process [76] or applying a junction isolation. Thus, high-voltage transistors are not required for this level shifter circuit. To minimize the charging and discharging time which reduces the switching speed of the level shifter, the size of the coupling capacitor should be minimized. A similar topology for positive voltages is described in [76], [86]. The equation 3.18 from [86] defines the capacitance of the coupling capacitors as a multiple of the gate capacitance (C_G) of the high-side MOS transistor. The calculation is based on charge conservation. The blocking capacitors provide the charge (Q) required to switch the high-side

transistors.

$$\Delta Q = \Delta Q_G \quad (3.16)$$

$$C \cdot (V_A - HS_{V_{DD}} + V_{DD}) = C_G \cdot (HS_{V_{DD}} - V_A) \quad (3.17)$$

$$\text{with } V_A = HS_{V_{DD}} - 2V_{th}$$

$$C = C_G \frac{2V_{th}}{V_{DD} - 2V_{th}} \quad (3.18)$$

A narrow gate width should be chosen to minimize the size of the coupling capacitors. In [76] (equation 3.19) the capacitance of the coupling capacitors is related to the maximum drain current ($I_{D,max}$) of a high-side transistor in a certain time period e.g. rise or fall time ($\tau_{R,F}$).

$$C = \frac{Q}{V} = \frac{I_{D,max} \cdot \tau_{R,F}}{V_{DD}/2} = \frac{\beta (V_{DD} - V_{th})^2 \tau_{R,F}}{3 \cdot V_{DD}} \quad (3.19)$$

with

$$\beta = \mu_n C_{Ox} \frac{W}{L} \quad ; V_{DD} = HS_{V_{DD}} - HS_{V_{SS}}$$

The transconductance parameter β of an NMOS transistor is calculated using the electron mobility μ_n , the oxide capacitance C_{Ox} and the ratio between gate width (W) and length (L).

Since the two branches in the level shifter circuit are designed symmetrically, the state of the high-side is unknown after power on. Therefore, an initial switching is mandatory. To avoid this uncertainty, the authors of [75] describe an asymmetrical approach. When switching on, an additional circuitry is required to charge an off-chip coupling capacitor.

3.3.4 Conclusion

The permanent DC current in a DC coupled high-voltage level shifter can be minimized but it cannot be avoided when using a current mirror. Therefore, this topology is not suited to be driven by a low-power CP.

Pulse-triggered level shifters are also DC coupled LSs. A memory cell to store the output state and a set/reset pulse generation circuitry is required. Since the circuit is controlled with pulses, the current consumption depends on the control signal slew rate, pulse width and frequency.

Like the pulse-triggered level shifters, the capacitively coupled level shifter offers a very low steady state leakage current but can be realized without LDMOS transistors. The voltage offset is blocked by capacitors instead of using NLDMOS transistors. Depending on the voltage offset, multiple MIM capacitors must be connected in series, which causes an increased chip area. The circuit complexity of the capacitively coupled level shifter is comparable with the pulse controlled LS.

4 High-Voltage Generation and Switching Circuits

In this chapter the realized HV generation and switching circuitries are described and their measured performance is presented. Firstly, the designed differential oscillator circuit is presented in section 4.1. The oscillator generates a complementary clock signal which is required to drive the integrated CP.

Based on circuit simulation results, the three different CP topologies described in section 3.2 are compared. As a result of these comparative simulations, a modified Dickson type charge pump is designed. The realized CP (section 4.2) provides the actuation voltage for the RF-MEMS switches and the operating voltage for the HV switching circuitry.

In section 4.3, a simple high-voltage switching circuit is presented, using the npn LDHBT transistor (described in section 2.2). An alternative high-voltage switching circuitry, comprising the HV LDMOS transistors (section 2.1), is described in section 4.4.

4.1 Differential Oscillator

All CPs described in section 3.2 require a differential clock signal. Figure 4.1 shows the schematics of a basic ring oscillator (RO) built of inverter stages and additional output stages to provide a complementary output signal (V_{OUT_p} , V_{OUT_n}).




Figure 4.1: Basic ring oscillator with complementary output signal.




Figure 4.2: (a) Schematics of differential DCVSL inverter stage and (b) RO based on the inverter including buffer stage.

The generated frequency ($f = 1/(2\tau \cdot N)$) depends on the delay time (τ) of a single stage and the number of stages (N) where N must be an odd number. The oscillation frequency can be influenced by the introduction of load capacitors between the stages as shown in Fig. 4.1. Another approach to control the oscillation frequency is used in the "current starved ring RO". In this topology, the current of every stage is controlled using a current mirror. Increasing the current results in an increased oscillation frequency and vice versa.

To operate the CP at optimum efficiency, a non-overlapping differential clock signal is required while the phase noise and stability of the voltage controlled oscillator (VCO) is less important. The signal output V_{OUT_n} in Fig. 4.1 has a time shift according to the delay of the last inverter stage, which will decrease the efficiency of the CP. Therefore, the inverter stages are designed based on differential cascode voltage switch logic (DCVSL) depicted in Fig. 4.2(a). The target oscillation frequency is defined as 300 MHz, since the CP described later on (section 4.2) is optimized for this frequency. An important parameter to adjust the center frequency is the gate width of the PMOS transistor. An increased gate width results in a decreased oscillation frequency.

In Fig. 4.2(b), the schematics of the designed differential nine stage ring oscillator with output buffer is depicted. The output buffer is implemented as cascade of three CMOS inverter stages to drive the CP. The gate width of the NMOS / PMOS transistor in the last stage is $100\ \mu\text{m}$ / $200\ \mu\text{m}$, strong enough to charge the capacitance of the CP. Transient simulation data for different load capacitance is depicted in Fig. 4.3(a). The slew rate of the output signal is decreasing with increasing load im-




Figure 4.3: Transient simulation results: a) transient output voltages b) calculated oscillation frequency of the differential RO including buffer stages for different capacitive load conditions.




Figure 4.4: Simulated oscillation frequency of the differential DCVSL RO including buffer stages for different bias conditions (V_{DD}). The frequency spectrum is calculated using the ADSTM time to frequency function (fs).

pedance while the oscillation frequency remains stable (Fig. 4.3(b)). For the 500 fF load condition, the "on-time" period is longer than the "off-time" period, which causes a short overlap of V_{OUT_n} and V_{OUT_p} . Since the load capacitance caused by the CP is in the range of 20 pF, the slew rate is decreased, resulting in a decreased signal overlap.

In Fig. 4.4 the oscillation frequency of the designed DCVSL RO versus bias voltage is depicted. With increasing supply voltage (V_{DD}) the frequency and signal amplitude are increasing which, can be used to adjust the generated output voltage of the CP.




Figure 4.5: Chip micrograph of differential 9 stage ring oscillator including a 3 stage buffer.

A chip micrograph of the designed ring oscillator and additional output buffer is depicted in Fig. 4.5. Without bondpads, the chip size of the RO is only 160 μm x 80 μm .

The functionality of the realized ring oscillator is tested indirectly by measuring the generated output voltage of the driven charge pump. The generated CP output voltage depending on the applied voltage (V_{DD}) is depicted in section 4.2.2 Fig. 4.21.

4.2 Charge Pump for On-chip High-Voltage Generation

4.2.1 Comparative Circuit Simulations for Various Charge Pump Topologies

To compare the different topologies described in section 3.2, transient simulations are performed in Keysight advanced design system (ADSTM) using a SG25 process design kit including Penn State-Philips surface potential MOS compact models (PSPs) for the MOS transistors. The biasing conditions (input voltage, clock frequency and amplitude) are the same for all topologies. To achieve an output voltage ($V_{OUT} = HS.V_{DD}$) in the range of 30 V, the number of stages and the capacitors of each stage were designed accordingly. For the HV switch driving circuitry, a second decreased output voltage ($HS.V_{SS}$) with an offset ($HS\Delta = HS.V_{DD} - HS.V_{SS}$) less than the BV_{GS} and BV_{DS} is required to bias the low voltage CMOS transistors integrated in the level shifter circuit. Connecting a resistive voltage divider at the output of the CP will provide a second output. The drawback of the resistive divider network is the additional permanent leakage current which needs to be provided by the CP. Thus, the output voltage of a previous stage (N-1 or N-2) of the described charge pumps is analyzed regarding offset voltage and voltage ripple.

The clock frequency is 300 MHz and the amplitude is set to 2.7 V for all simulations. Since the Greinacher-Cockroft-Walton CP has no additional DC input, the input voltage (V_{IN}) of the Dickson (Fig. 3.3) and the latched (Fig. 3.5(b)) CP are set to 0 V. Different load conditions ranging from 10 G Ω (unloaded) down to 50 k Ω while the load capacitance is kept at 1.7 pF are simulated to compare the charge pumps. The simulation setup for the modified Dickson type CP is depicted in Fig. 4.6. 20 stages are sufficient to achieve 32 V ($HS.V_{DD}$) with the Dickson type CP. For the first 10 stages, the capacitance is set to 1.5 pF and the remaining 10 stages are set to 0.75 pF. A relative voltage drop of 13 % is simulated (depicted in Fig. 4.7(a)) if both outputs $HS.V_{DD}$ and $HS.V_{SS}$ are terminated with a 1 M Ω resistor compared to the unloaded condition, which is represented by a 10 G Ω load resistor. An important design parameter, required to bias the level shifter, is the voltage offset ($HS\Delta$) and a low ripple of $HS\Delta$. For the high-impedance condition (10 G Ω), the simulated voltage offset is 2 V with a ripple of 48 mV (see Fig. 4.7(b)). An important difference compared to the schematics shown in Fig. 3.3 is the connection of the clock signal

4 High-Voltage Generation and Switching Circuits




Figure 4.6: Simulation setup in ADS™ for the Dickson CP including PMOS transistor based CTSs. The schematics of a single stage is shown in Fig. 3.4.

to the output of the CP. This will synchronize both output voltages $HS_{V_{DD}}$ and $HS_{V_{SS}}$, resulting in an increased voltage ripple of $HS_{V_{DD}}$ but decreases the voltage ripple of $HS_{V_{SS}}$ significantly. The ramp-up time of the Dickson CP depends on the loading condition and is in the range of $5 \mu s$, which is in the range of the RF-MEMS switching time. Compared to the latched and the GCW CP, the Dickson topology offers the lowest voltage gain per stage of $1.6 V$. The layout area required is comparable to the latched CP.




Figure 4.7: Simulated output voltages and current (I_{Load}) as a function of the load resistance (R_{Load}) of a modified Dickson CP. (a) CP output voltage ($mean(HS_V_{DD})$) and second output ($mean(HS_V_{SS})$) (b) voltage offset ($HS\Delta$) between the CP output voltage (HS_V_{DD}) and the second output voltage (HS_V_{SS}) and voltage ripple of $HS\Delta$.




Figure 4.8: Simulation setup in ADSTTM for the latched CP. The schematics of a single stage is shown in Fig. 3.5(a).

The simulation setup for the latched CP is depicted in Fig. 4.8. According to circuit simulations, the latched charge pump has a voltage gain of 2 V per stage. A cascade of 16 stages comprising 32 capacitors (500 fF) is sufficient to achieve an output voltage of 32 V. Even though two capacitors per stage are required in this topology, the smaller stage capacitance and the decreased number of stages result in a similar chip size compared to the Dickson CP.

The circuit offers a halved ramp-up time compared to the Dickson CP due to the decreased capacitance. The latched CP is best suited to operate in direct combination with a single MEMS switch applied in the demonstrator circuit described in section 5.1.1. Circuit simulations show a very good current source capability of this CP resulting in a 10 % voltage drop with a $R_{Load}=1\text{ M}\Omega$ compared to $R_{Load}=10\text{ G}\Omega$. The only drawback of this charge pump is the high ripple of $HS\Delta$ which causes permanent charging / discharging currents and a fluctuation of the bias voltage for the level shifter circuitry. The output synchronization used for the Dickson CP is not applicable, since the circuit nodes for the clock signal and the stage output of the latched CTS are different. In [69] the concept of two parallel CPs biased with anti-phase clock signals is mentioned to reduce the voltage ripple of V_{OUT} . To achieve a similar chip size, the stage capacitance needs to be halved, resulting in an inferior stage to stray capacitance (C_S) ratio, which will decrease the voltage gain per stage.





Figure 4.9: Simulated output voltages and current (I_{Load}) as a function of the load resistance (R_{Load}) of a latched CP. (a) CP output voltage ($\text{mean}(\text{HS_V}_{\text{DD}})$) and second output ($\text{mean}(\text{HS_V}_{\text{SS}})$) (b) offset voltage ($\text{HS}\Delta$) between the CP output voltage (HS_V_{DD}) and the second output voltage (HS_V_{SS}) and voltage ripple of $\text{HS}\Delta$.

Transient circuit simulation results of this concept do not show a decreased voltage ripple of V_{OUT} and $\text{HS}\Delta$. Furthermore, the output voltage compared to Fig. 4.9 is decreased.




Figure 4.10: Simulation setup in ADS™ for the GCW CP. The schematics of a single stage is shown in Fig. 3.6(a).

The simulation setup for the GCW CP is depicted in Fig. 4.10. The advantage of the GCW CP is the very low ripple in the generated output voltages and it is best suited for MEMS based VCOs, since small changes in the MEMS capacitance due to the ripple of the CP will affect the phase noise of the VCO. A difference of the GCW topology is the lack of an additional DC input like Dickson or latched CP. The GCW topology has fewer stages with very large stage capacitors, resulting in a doubled chip size compared to the Dickson and latched CP.

By increasing the number of stages the gain per stage is decreasing. Nevertheless, a high-voltage gain of 2.1 V per stage is simulated for a 14 stage charge pump. The ramp-up time is increasing with the number of stages and stage capacitance, resulting in a significantly higher ramp-up time (approx. 20 times) compared to the Dickson CP. The biggest drawback of this topology is the 20% voltage drop if both outputs (HS V_{DD} and HS V_{SS}) are terminated with a 1 M Ω resistor. Even with an increasing number of stages the generated output voltage is decreasing for $R_{Load}=1\text{ M}\Omega$ (depicted in Fig. 4.12). Therefore, the GCW CP could be combined with a single MEMS but is not suitable in conjunction with a high-voltage switch matrix with a power consumption in the range of 20 μA .




Figure 4.11: Simulated output voltages and current (I_{Load}) as a function of the load resistance (R_{Load}) of a Greinacher-Cockroft-Walton CP [72]. (a) CP output voltage ($mean(HS_V_{DD})$) and second output ($mean(HS_V_{SS})$) (b) offset voltage ($HS\Delta$) between the CP output voltage (HS_V_{DD}) and the second output (HS_V_{SS}) and voltage ripple of $HS\Delta$.




Figure 4.12: Simulated output voltage (V_{OUT}) depending on the number of CP stages and load current caused by a load resistor (R_{Load}).

Table 4.1: Comparison of the analyzed on-chip charge pumps at $1\text{ M}\Omega$ load condition. The values in **bold** highlight the advantages and the numbers shown in *italic* show the drawbacks of the circuit.

CP-type	stages	chip size in mm^2	HS_V_{DD} in V	$\text{HS}\Delta$ in V	$\text{HS}\Delta_{\text{ripple}}$ in mV
latched CP	16	0.05	29	2.1	<i>242</i>
GCW	14	<i>0.2</i>	<i>23.4</i>	<i>1.2</i>	0.5
Dickson	20	0.05	28.4	1.7	80

In table 4.1 the main properties of the three compared charge pumps are listed. The values for the main (HS_V_{DD}) and second (HS_V_{SS}) output are simulated data based on $1\text{ M}\Omega$ load resistors. The values in **bold** highlight the advantages and the numbers in *italic* show the drawbacks of the specific circuit. The latched CP has the best current source capabilities with the drawback of a high voltage ripple of $\text{HS}\Delta$. The Greinacher-Cockroft-Walton CP has a very low ripple but requires a doubled layout area. Compared to the unloaded ($10\text{ G}\Omega$) condition, the output voltage is decreased to 80 %, which is not sufficient to actuate an RF-MEMS switch described in section 2.3.

In Fig. 4.13, the resulting chip size caused by the number of stages and MIM capacitors of the charge pumps is depicted. While the Dickson and the latched CP have similar performance with similar chip size, the GCW circuit requires relatively large capacitor values, resulting in a doubled layout area. Since the latched CP offers the fastest ramp-up time, this charge pump type is used to drive a single RF-MEMS switch applied in section 5.1.1. The Dickson CP is a compromise between layout area, voltage ripple of $\text{HS}\Delta$ and therefore used for the demonstrator circuits including a single CP described in section 5.1.2 and section 5.2.




Figure 4.13: Comparison of layout areas for different CP types with similar performance: (a) 16 stage latched CP with 0.5 pF capacitor per stage; (b) 20 stage Dickson CP with 1.5 pF capacitor for the low-voltage stages and 0.75 pF high-voltage stages and (c) 14 stage Greinacher-Cockroft-Walton (GCW) CP with 6 pF capacitance per stage.

4.2.2 Charge Pump Design

The structure of the CP designed in this work is based on the Dickson topology [31], [66] described in section 3.2.1. As analyzed in section 4.2.1, this circuitry offers the best compromise between layout area, output voltages (main and second), output impedance and voltage ripple. The CP stages (Fig. 4.14(a)) are based on LV PMOS transistors described in [31] to enable the operation at elevated bias voltages and to avoid the degradation of V_{th} due to the body effect. In Fig. 4.14(b) the layout of a single CTS is depicted. The total width of the double gate PMOS transistor used as the transfer switch is $20\text{ }\mu\text{m}$ to minimize the resistive loss in transfer mode. As described in section 3.2.1, the two $3\text{ }\mu\text{m}$ wide PMOS transistor are biasing the n-well to avoid the substrate effect. Therefore, a rise of the threshold voltage with increasing operating voltage is avoided. A further detail shown in Fig. 4.14(b) is the $3\text{ }\mu\text{m}$ wide ring (PW-block) surrounding the n-well to enable a sufficient breakdown voltage of the n-well - p-substrate diode of more than 50 V . The dependency of the breakdown voltage on the drawn width of the PW-block area is described more detailed in [17].

Connecting the clock signal to the output (in contrast to Fig. 3.3) of the CP, the output voltage ($HS.V_{DD}$) and the second voltage ($HS.V_{SS}$) are synchronized, resulting in a low ripple of $HS\Delta = HS.V_{DD} - HS.V_{SS}$. The offset of $HS.V_{SS}$ is not exceeding the low-voltage CMOS breakdown limits (BV_{DS} , BV_{GOx}), which is required for the level shifter and the high-voltage PLDMOS.

Assuming an unloaded CP, $C_{stage} \gg C_S$ and an input voltage = 0 V , the simplified equation 3.6 is applied to estimate the number of stages for a given output voltage.

$$N = \frac{V_0}{V_{Clk} - V_{th}} = \frac{40\text{ V}}{2.5\text{ V} - 0.5\text{ V}} = 20 \quad (4.1)$$

Additionally, an ideal non-overlapping clock signal (V_{Clk}) is assumed. According to equation 4.1, 20 stages are sufficient to generate 40 V at the CP output under ideal conditions. As already shown in the comparative simulations in section 4.2.1, 32 V is a more realistic value for a 20 stage CP. In Fig. 4.16(a) the dependency of the output voltage on the stage capacitance is shown. A stage capacitance in the range of $2 - 2.5\text{ pF}$ is the optimum for this specific CP. The mean value of $HS\Delta$ is not exceeding the low-voltage CMOS limits (BV_{DS} , BV_{GOx}) and the voltage ripple of $HS\Delta$ is approx. 45 mV . As a trade-off between stage capacitance, operating voltage, and layout area, the first 10 stages are equipped with a single MIM capacitor




Figure 4.14: (a) Dickson CTS based on [31]. The double gate PMOS used as transfer gate has a total gate width of $20\ \mu\text{m}$. The gate width of NW (gray area) biasing transistors is $3\ \mu\text{m}$. (b) Layout snapshot with surrounding $3\ \mu\text{m}$ wide PW-block ring to increase the n-well to p-substrate breakdown voltage.

with $2.3\ \text{pF}$ and the remaining 10 stages contain a serial combination of two MIM capacitors, resulting in a decreased total capacitance of $1.5\ \text{pF}$. In Fig. 4.15 the block diagram of the designed CP is shown. In contrast to the Dickson topology, the clock signal is also connected to the output of the last stage. This will synchronize both CP outputs at the cost of an increased ripple at the output of the CP ($\text{HS}V_{\text{DD}}$). This ripple will not affect the actuation of the RF-MEMS switch and must be accepted to ensure a reliable operation of the level shifter and the gate-source voltage of the PLDMOS transistors.

In Fig. 4.17(a), the output voltage versus CP load is depicted. Since the capacitance per stage is almost doubled compared to the simulation results in Fig. 4.7, the generated output voltages ($\text{HS}V_{\text{DD}}$ and $\text{HS}V_{\text{SS}}$) are raised by $2.5\ \text{V}$. The correlation between generated voltage and stage capacitance is not predicted by equation 3.3. The mean value of $\text{HS}\Delta$ never exceeds the low-voltage CMOS limits (BV_{DS} , BV_{GOx}) and the voltage ripple of $\text{HS}\Delta$ is below $100\ \text{mV}$ for a load current up to $58\ \mu\text{A}$ for $\text{HS}V_{\text{DD}}$ and $54\ \mu\text{A}$ for $\text{HS}V_{\text{SS}}$.

The current CP is optimized for a clock frequency of $300\ \text{MHz}$, as can be seen in Fig. 4.18. An increased clock frequency results in decreasing output voltages $\text{HS}V_{\text{DD}}$ and $\text{HS}V_{\text{SS}}$ while the voltage ripple of $\text{HS}\Delta$ is not affected.

As can be seen in the simplified equation 4.1, the generated output voltage of the CP is proportional to clock amplitude. The linear relation between clock signal amplitude and generated voltages $\text{HS}V_{\text{DD}}$ and $\text{HS}V_{\text{SS}}$ is depicted in Fig. 4.19(a). Changing the




Figure 4.15: Block diagram of a 20 stage Dickson CP with two outputs based on Shin's CTS (see Fig. 4.14). To reduce the CP chip size area 10 low-voltage stages consisting of a single MIM capacitor and 10 high-voltage stages using two stacked MIM capacitors are combined.




Figure 4.16: Simulated output voltages and current (I_{Load}) as a function of the stage capacitance (C_{stage}) of a Dickson CP. (a) CP output voltage ($\text{mean}(\text{HS_V}_{\text{DD}})$) and second output ($\text{mean}(\text{HS_V}_{\text{SS}})$) (b) voltage offset ($\text{HS}\Delta$) between CP output voltage (HS_V_{DD}) and second output (HS_V_{SS}) and voltage ripple of $\text{HS}\Delta$.




Figure 4.17: Simulated output voltages and current (I_{Load}) of the final Dickson CP with a stage capacitance of 2.32 pF and 1.5 pF as a function of load resistance (R_{Load}). (a) CP output voltage ($mean(HS_V_{DD})$) and second output ($mean(HS_V_{SS})$) (b) voltage offset ($HS\Delta$) between the CP output voltage (HS_V_{DD}) and the second output voltage (HS_V_{SS}) and voltage ripple of $HS\Delta$.




Figure 4.18: Simulated output voltages and current (I_{Load}) of a Dickson CP as a function of clock frequency with a stage capacitance of 2.32 pF and 1.5 pF. (a) CP output voltage ($mean(HS_V_{DD})$) and secondary voltage ($mean(HS_V_{SS})$) (b) voltage offset ($HS\Delta$) between the CP output voltage (HS_V_{DD}) and the secondary voltage (HS_V_{SS}) and voltage ripple of $HS\Delta$.




Figure 4.19: Simulated output voltages and current (I_{Load}) of a Dickson CP with a stage capacitance of 2.32 pF and 1.5 pF as a function of the clock signal amplitude. (a) CP output voltage (mean(HS.V_{DD})) and secondary voltage (mean(HS.V_{SS})) (b) voltage offset (HSΔ) between the CP output voltage (HS.V_{DD}) and the secondary voltage (HS.V_{SS}) and voltage ripple of HSΔ.

clock signal amplitude in the range of 0.4 V the HS.V_{DD} varies between 30 V and 37 V. It is worth mentioning that HSΔ exceeds the BV_{DS} and BV_{GOx} of 2.5 V for a clock amplitude >2.7 V. This fact may cause an accelerated degradation of the low-voltage CMOS transistors.

A layout snapshot of the designed CP is depicted in Fig. 4.20. As the capacitors define the chip size of the charge pump, the required silicon area is 0.115 mm².

The measured output voltage (HS.V_{DD}) as a function of the ring oscillator bias voltage (V_{DD}) and the load current (I_{Load}) is depicted in Fig. 4.21. The ripple in the generated voltage is not found in the transient circuit simulations (clock frequency sweep: Fig. 4.18, clock amplitude sweep: Fig. 4.19) because a correlation between clock frequency and amplitude was not considered. Additionally, the input voltage (V_{IN}) of the CP was kept at 0 V, while V_{IN} was synchronized with V_{DD} during the circuit characterization.




Figure 4.20: Layout size of the 20 stage Dickson CP (10 medium-voltage stages comprising a single MIM capacitor and 10 high-voltage stages using a stack of two MIM capacitors).




Figure 4.21: Measured output voltage (HS_V_{DD}) of the designed CP versus VCO bias (V_{DD}) and load current (I_{Load}). The input voltage (V_{IN}) of the CP is synchronized with V_{DD} .

4.2.3 Conclusion

Output voltages in the range of 40 V can be generated with the designed CP. The measured output voltage is 10 V higher compared to the transient circuit simulation. This can be explained with a $V_{IN} = V_{DD}$ during the characterization and the correlation between output voltage and clock signal frequency and amplitude. Measurements under different load conditions prove the voltage source capability of the designed CP for MEMS matrix applications. Since the integrated differential ring oscillator generates the orthogonal clock signal, the functionality of the oscillator is indirectly verified.

4.3 HV Switch Circuit based on LDHBTs

Using the high-voltage npn HBT described in section 2.2, a simple MEMS driving circuit consisting of three transistors and two resistors is described in this section. The schematics of the HV switch based on SiGe HBT is depicted in Fig. 4.22. For a control voltage (V_{ctrl}) less than 0.7 V LDHBT1 is assumed as isolating and the resulting base voltage of LDHBT2 is equal to the supply voltage (V_{CP}). Thus V_{CP} is transferred to the MEMS electrodes (see equation 4.2). If the control voltage (V_{ctrl}) is greater than 0.7 V the LDHBT1 is assumed as a short and the base of LDHBT2 and the emitter of LDHBT3 are shorted to ground. Therefore the MEMS electrode capacitance is discharged via LDHBT3 (see equation 4.3).

$$\text{down-state: } V_{ctrl} \leq 0.7 V \Rightarrow V_{MEMS} = V_{CP} - 0.7 V \quad (4.2)$$

$$\text{up-state: } V_{ctrl} \geq 0.7 V \Rightarrow V_{MEMS} = 0.7 V \quad (4.3)$$

This circuit can be used to switch the high MEMS actuation voltage. A maximum discharge current can be assumed as $V_{CP}/10 \text{ k}\Omega = 40 \text{ V}/10 \text{ k}\Omega = 4 \text{ mA}$. Regarding the RF-MEMS switch release time in [17] (250 k Ω discharge resistor), this circuit will significantly decrease the release time and therefore improve the switching speed of the MEMS-based system.




Figure 4.22: Schematics of HV transfer and discharge circuit based on high-voltage bipolar transistors.




Figure 4.23: Feasibility test: (a) transient simulation of the output voltage (V_{MEMS}) using a low-voltage HBT model for different values ($1\text{ M}\Omega$ and $5\text{ M}\Omega$) for the collector-base resistor (R_{CB}) for the LDHBT2. The current (I_{CP}) drawn (b) in discharge mode is $5\text{ }\mu\text{A}$ based on the $1\text{ M}\Omega$ resistor.

4.3.1 Circuit, Simulation and Layout

Since there is no model available for the LDHBT, a model of a 7 V BV_{CEO} HBT is used for predictive simulations. Circuit simulations are performed at $V_{CP}=5\text{ V}$ using the above mentioned HBT model. The results of a transient simulation are shown in Fig. 4.23. In discharge mode, a leakage current of $5\text{ }\mu\text{A}$ is simulated, which can be simply proven as follows: $I_{CP} = V_{CP}/(1\text{ M}\Omega + 10\text{ k}\Omega) = 5\text{ V}/1.01\text{ M}\Omega = 5\text{ }\mu\text{A}$. Increasing the collector-base resistance from $1\text{ M}\Omega$ to $5\text{ M}\Omega$ the leakage current drawn from the charge pump is decreased significantly at the cost of an increased rise time. On the other hand, the current peaks of I_{CP} are reduced from $100\text{ }\mu\text{A}$ to $25\text{ }\mu\text{A}$ using a $5\text{ M}\Omega$ resistor.

In Fig. 4.24 the layout of the proposed circuit is depicted. Each LDHBT consists of 50 single devices, resulting in a total A_E of $88.2\text{ }\mu\text{m}^2$. The chip size of the LDHBT based charge / discharge circuit is $190\text{ }\mu\text{m} \times 180\text{ }\mu\text{m}$. The collector current I_C at $V_{BE}=0.85\text{ V}$ and $V_{CE}=32\text{ V}$ of a single LDHBT ($A_E=1.76\text{ }\mu\text{m}^2$) shown in forward Gummel plot (Fig. 2.8) is 1 mA . Thus, the used LDHBT array can drive enough current in MEMS discharge mode.




Figure 4.24: Layout of the HV charge / discharge circuit based on npn LDHBTs.




Figure 4.25: Setup to measure the high-side behavior of the HBT in common base configuration (LDHBT2& 3 in Fig. 4.22). The pnp transistor represents the parasitic substrate transistor.

4.3.2 DC-Characterization

The setup to measure the substrate current and breakdown behavior is shown in Fig. 4.25. In contrast to the circuit depicted in Fig. 4.22 with an electrical connection between bulk silicon (p-substrate) and ground, a test structure including a single emitter device with a separated substrate contact was tested. Thus, the substrate current (I_{sub}) can be measured.

As a reference, the measured substrate current (I_{sub}), collector current (I_C) and the output voltage (V_E) for a low-voltage HBT ($BV_{\text{CEO}}=7\text{ V}$) are plotted versus the collector voltage (V_C) in Fig. 4.26. The influence of the parasitic substrate transistor occurs at 26 V.

The measured substrate current (I_{sub}), collector current (I_C) and the output voltage (V_E) versus the collector voltage (V_C) for the high-voltage HBT are depicted in Fig. 4.27. For bias voltages $>5\text{ V}$, the substrate current starts to increase which is by far too low for the desired application. In contrast to the BV_{CEO} and BV_{CBO} measurements shown in Fig. 2.9(b) where the LDHBT is operated in common emitter mode, the transistor has very low breakdown voltage when the emitter-substrate voltage is $V_{\text{ES}}>0\text{ V}$ (high-side operation). Placing the LDHBT in an isolated p-well, the emitter can be connected with the floating substrate. Thus, the emitter-substrate voltage is forced to 0 V, which would improve the high-side capability.




Figure 4.26: Measured high-side behavior (collector(I_C)-, substrate current(I_{sub}) and emitter voltage (V_E) versus collector voltage (V_C)) of a SiGe:C HBT with high collector doping ($BV_{CEO}=7\text{ V}$). A linear increase of the output voltage (V_E) is measured. The measured substrate current is drastically increasing after $\sim 26\text{ V}$, which is caused by the parasitic pnp transistor.




Figure 4.27: Measured high-side behavior (collector(I_C)-, substrate current(I_{sub}) and emitter voltage (V_E) of the LDHBT with low collector doping ($BV_{CEO}=50\text{ V}$). The measured substrate current is already increasing at $V_C \sim 5\text{ V}$.

4.3.3 Conclusion

A simple HV switching circuit based on three high-voltage HBTs and two resistors is presented. Further improvements are mandatory to decrease the leakage current drawn from the CP by a factor of 10 in discharge mode. This can be achieved by increasing the resistance from $1\text{ M}\Omega$ to $10\text{ M}\Omega$ at the cost of an increased rise time. The increase of the resistor layout is compensated by minimized LDHBT arrays. In high-side operation mode, the low collector doping required for a high BV_{CEO} significantly decreases the breakdown of the collector-substrate diode. This effect was proven by measuring of similar HBTs differing in the collector doping but having an equivalent base-emitter construction. Thus, the transfer HBTs (LDHBT2,3 in Fig. 4.22) must be placed in an isolated p-well, which is currently not available. Therefore, the development on the LDHBT-based high-voltage switch has to be postponed until an isolated LDHBT is developed.




Figure 4.28: Transient simulation of a current-controlled level shifter depicted in Fig. 3.7. The current (I_{CP}) needs to be provided by the on-chip CP. The traces for V_{OUT} is the voltage swing at the output of the level shifter if a single or two diode-connected MOS transistors are used.

4.4 HV Switch based on LDMOS Inverter

In the following sections, the developed HV inverter based on LDMOS transistors and the necessary driving circuitry (level shifter) is described. This is an alternative approach to the HV switching circuit based on the LDHBTs. The current drawn from the CP is reduced at the cost of an increased circuit design and processing effort (high energy implantation step).

4.4.1 Level Shifter

The level shifter provides the control signal for the PLDMOS transistor in the HV-LDMOS inverter enabling the design of high-voltage switch matrices. A single CP is sufficient for several RF-MEMS switches and will result in a reduced chip size for the HV generation and switching matrix.

Based on circuit simulations, the steady state current of a DC coupled LS (section 3.3.1 Fig. 3.7) can be reduced to 20 – 30 μA (Fig. 4.28) while keeping an output amplitude in the range of 1 – 2.5 V. Nevertheless, a current consumption of 30 μA for a single LS is too much for high-voltage switch matrix applications powered by a single on-chip CP.

The block diagram of the level shifter circuit designed in this work is depicted in




Figure 4.29: Block diagram of a capacitively coupled level shifter including Schmitt-trigger to shape the input pulse and inverter to generate the inverted control signal for the level shifter.

Fig. 4.29.

The functionality of the capacitively coupled level shifter strongly depends on the slope of the control signal. Thus, a control signal shaping Schmitt-trigger circuit (depicted in Fig. 4.30(a)) was designed and integrated. Additionally, the circuit minimizes the false switching of the level shifter due to an unstable input signal. Equations 4.4 and 4.5 are based on [68] while the gate length (L_{M1-6}) is not included, since it is kept at the minimum of $0.25 \mu m$. To calculate the gate widths (W_{M3} , W_{M6}) of the transistors (M3, M6) the trigger voltages are defined as $V_{SPH}=1.6 V$ and $V_{SPL}=0.3 V$. Transient simulation results are depicted in Fig. 4.30(b) to verify the functionality of the circuit and to prove the calculated gate width for M3 and M6.

$$L_{M1} = L_{M2} = L_{M3} = L_{M4} = L_{M5} = L_{M6} = 0.25 \mu m$$

$$W_{M1} = W_{M2} = 10 \mu m$$

$$W_{M4} = W_{M5} = 20 \mu m$$

$$W_{M3} = W_{M1} / \left[\frac{V_{dd} - V_{SPH}}{V_{SPH} - V_{thn}} \right]^2 = 5 \mu m \quad (4.4)$$

$$W_{M6} = W_{M5} / \left[\frac{V_{SPL}}{V_{dd} - V_{SPL} - V_{thp}} \right]^2 = 60 \mu m \quad (4.5)$$




Figure 4.30: (a) Schematics and (b) transient simulation of designed Schmitt-Trigger. The trigger levels 0.3 V and 1.6 V are marked with a dotted line.




Figure 4.31: Capacitively coupled level shifter including buffer stages in the high-voltage domain. The dashed line symbolizes an isolated p-well and the gray area indicates the n-well. The numbers indicate the gate width of the PMOS and NMOS transistors.

In contrast to [75], the LS circuit in this work is designed fully symmetrical. The schematics of the capacitively coupled level shifter including buffer stages is shown in Fig. 4.31. Two capacitors are connected in series to prevent the breakdown of the MIM capacitor. To transfer the signal slope properly from the low-side inverter across the 100 fF coupling capacitance to the high-side, the low-side driver is designed with 60 times wider gate width than the high-side inverters/latch. Since the NMOS transistors of the high-side latch are low-voltage devices, they are placed into an isolated p-well. The increased n-well to p-substrate isolation for the PMOS transistors is realized by a ring without p-well doping surrounding the n-well regions. Since $HS.V_{DD}$ and $HS.V_{SS}$ of the level shifter core and the high-side buffer stage are combined in the layout, only the total static current could be measured. The measured current is mainly caused by the $1\text{ M}\Omega$ input resistor of the oscilloscope. During the characterization, the output was predominantly in HV state (42 V), thus a current of $42\text{ }\mu\text{A}$ is measured at $HS.V_{DD}$ while the current at $HS.V_{SS}$ was in the nA range.

The simulated current spikes of the level shifter core are depicted in Fig. 4.32. The transient simulation shows a high current at the beginning, which is caused by the undefined state of the high-side latch. Thus, an initialization of the level shifter circuitry is mandatory. After a single switching event, the simulated current settled





Figure 4.32: Simulated transient currents ($HS_{V_{DD}}$, $HS_{V_{SS}}$) of the level shifter high-side without output buffer stages. The simulated currents, 10 ns after the switching event, are below $0.5 \mu A$. In the beginning, the high-side stage is in undefined state and the currents are high [87].

below $0.5 \mu A$ within 10 ns.

Fig. 4.33 illustrates the comparison of the level shifter output signal and the level shifter core. The signal rise and fall time of the level shifter core (V_{LScore}) providing the control signal for the PLDMOS transistor of the HV inverter, is in the range of picoseconds. Due to the parasitic impedance caused by the measurement setup, the output signal rise and fall time (V_{LSout}) is increased to $5 \mu s$.


A chip micrograph of the designed level shifter circuit with additional output buffer to drive the measurement equipment is shown in Fig. 4.34. The chip size of the level shifter core designed to drive the PLDMOS transistor is $130 \mu m \times 65 \mu m$.

The measurements were performed on wafer using a LeCroy 6100A oscilloscope, a pulse generator HP8114A and a semiconductor parameter analyzer Agilent 4156C as a DC supply. To test the functionality and speed of the level shifter 10 ns pulses (Signal pin "Vctrl" in Fig. 4.29) were applied. The bias voltage for high-side V_{DD} ($HS_{V_{DD}}$) was set to 42 V and 40 V for high-side V_{SS} ($HS_{V_{SS}}$). For testability, a chain of three inverter stages (marked as "Buffer" in Fig. 4.34) is mandatory to drive the high capacitive load caused by the coaxial cables and the input of the oscilloscope. The inverter stages consist of isolated NMOS and PMOS transistors with a gate width of $10 \mu m/20 \mu m$ (NMOS/PMOS) for the first stage. The gate width of the following two stages is scaled by a factor of three. The output buffer




©2017 IEEE

Figure 4.33: Comparison of the simulated switching speed of the level shifter core (V_{LScore}) and the output signal of the circuit (V_{LSout}) loaded with the parasitic impedance caused by the measurement setup [87].



©2017 IEEE

Figure 4.34: Chip micrograph of the fabricated level shifter. The different blocks Schmitt-trigger, low-side CMOS inverter (driver), stacked MIM (coupling cap), high-side CMOS latch and high-side buffer are marked [87].



©2017 IEEE

Figure 4.35: Measured ($V_{LSout.m}$) and simulated ($V_{LSout.s}$) transient output signal of the level shifter. The trace “ V_{ctrl} ” represents the input signal of the level shifter. The simulation considers a capacitive load of 65 pF in parallel with a 1 M Ω resistor caused by the coaxial cable and the oscilloscope [87].

of the level shifter was contacted with a ground signal ground (GSG) Probe and connected via a coaxial cable to the 1 M Ω terminated input of the oscilloscope. The estimated capacitance of the coaxial cable and the input of the oscilloscope is in the range of 65 pF. In conjunction with the 1 M Ω termination, the output signal shape is significantly influenced. In Fig. 4.35 the measured output signal of the level shifter ($V_{LSout.m}$) is depicted together with the simulated data ($V_{LSout.s}$). When analyzing the measured data, it is mandatory to consider signal reflection due to impedance mismatch.




Figure 4.36: Measured output signal (V_{LSout}) of the capacitively coupled level shifter for different high-side bias voltages ($HS_{V_{DD}}$ and $HS_{V_{SS}} = HS_{V_{DD}} - 2\text{ V}$). The grey vertical line indicates the 0.3 V trigger level of the oscilloscope on the control signal (V_{ctrl}) [87].

To test the level shifter at different high-side biases, the voltage for $HS_{V_{DD}}$ was swept from 6 V up to 42 V while $HS_{V_{SS}}$ was swept with an offset of 2 V from 4 V up to 40 V. The measured traces depicted in Fig. 4.36 show a reliable operation for a broad range of high-side bias voltages.

Conclusion

A fast high-voltage level shifter with a quiescent current consumption below 500 nA was designed in this work. The symmetric design makes an initial switching necessary to set the undefined or floating high-side output to defined state. The current leakage is mainly caused by the resistive load and not by the level shifter itself. Transient simulations of the level shifter core, as the driver for the high-voltage LD-MOS inverter, show a rise and fall time in the range of 200 ps. The measured and simulated rise and fall time of the level shifter combined with an output buffer is in the range of 15 ns. The parasitic impedance of the measurement setup is 65 pF in parallel with 1 M Ω input resistance of the oscilloscope. The measurements prove a reliable operation for a broad range of high-side bias voltages from 6 V up to 42 V. The switching speed of the circuit is independent from the high-side bias voltage.




Figure 4.37: Block diagram of the high-voltage LDMOS inverter including Schmitt-trigger, level shifter and LDMOS transistors. The area highlighted in gray symbolizes the high-voltage domain.

4.4.2 HV Level Shifter Combined with HV Inverter

The level shifter (described in section 4.4.1) provides the gate control signal for the HV-PLDMOS (see block diagram in Fig. 4.37). Since the HV-LDMOS inverter charges and discharges the small RF-MEMS switch electrode capacitance of approximately 200 fF, the total gate width of the PLDMOS transistor is designed with 10 μm and the gate width of the NLD MOS transistor is designed with 5.3 μm gate width.

LDMOS Model Verification

Like in the case of the HV npn LDHBT, no model is available for the HV LDMOS transistors. To enable circuit simulations, available Hiroshima-University STARC IGFET model (HiSIM_HV) models for 20 V PLDMOS and NLD MOS transistors were evaluated. Since the transistors are operated in digital mode ($V_{GS}=0\text{ V}$ or 2.5 V), the required model accuracy is low. DC simulations are performed and compared with measured output characteristics of the HV LDMOS transistors to verify the usability of these models for higher operating voltages. The measured and simulated forward output characteristics are depicted in Fig. 4.38. The gate width of both transistors was adjusted to fit the measured drain current at $V_{DS}=42\text{ V}$ and $V_{GS}=2.5\text{ V}$. Using the extracted gate width, an LDMOS inverter is simulated (Fig. 4.39(a)). The simulation shows symmetric behavior and is very similar compared to the measured characteristics depicted in Fig. 4.39(b).




Figure 4.38: Measured (symbols) and simulated (line) forward output characteristics (drain current (I_D) versus drain-source voltage ($|V_{DS}| > 20$ V) and gate-source voltage (V_{GS}) of the (a) 20 V NLDMOS and (b) 20 V PLDMOS transistors provided by the PDK to check the model convergency or breakdown effects. The gate width of the model is adjusted (decreased) resulting in a similar drain current for $V_{GS} = 2.5$ V.




Figure 4.39: Model verification of 20 V PDK LDMOS transistor models. (a) Simulated and (b) measured inverter characteristics (output voltage (V_{OUT}) and current (I_{DD}) versus input voltage (V_{IN})) at a biasing voltage of 40 V.




Figure 4.40: Chip micrograph of the fabricated high-voltage inverter circuit combined with the level shifter.

Layout and Characterization

In Fig. 4.40 the chip micrograph is depicted. The chip size of the compact LDMOS inverter including driver circuit is $160\text{ }\mu\text{m} \times 80\text{ }\mu\text{m}$. The only difference compared to the circuit shown in Fig. 4.34 is the replacement of the output buffer with the high-voltage LDMOS inverter.

All measurements were performed on wafer using a LeCroy 6100A oscilloscope, a pulse generator HP8114A and a semiconductor parameter analyzer Agilent 4156C as a DC supply. Since the gate widths of the LDMOS transistors are sufficiently dimensioned to charge and discharge the RF-MEMS switch electrode capacitance, the circuit performance is degraded while driving the parasitic capacitance of the test equipment. Therefore, the period time of the control signal was increased to $5\text{ }\mu\text{s}$ to prove the functionality of the circuit. A 200 kHz square wave signal with 2 V amplitude was applied to the input V_{ctrl} (Fig. 4.37) and $\text{HS-}V_{\text{DD}}$ and $\text{HS-}V_{\text{SS}}$ were set to 42 V and 40 V respectively. The measured and simulated transient LDMOS inverter output voltage (V_{OUT}) is shown in Fig. 4.41. The simulation is in very good agreement with the measurement while the capacitance of the coaxial cable and the input of the oscilloscope (in the range of 65 pF) is considered during circuit simulation. A rise time of $2.5\text{ }\mu\text{s}$ and a fall time of $2\text{ }\mu\text{s}$ can be extracted. Re-simulating with the RF-MEMS electrode capacitance of 200 fF , the rise (charge) and fall (discharge) times are drastically decreased to 10 ns and 8 ns respectively. The measured data of the level shifter circuit (combined with an output buffer) shown in Fig. 4.35 confirm the simulated rise and fall time of 10 ns and 8 ns .




Figure 4.41: Measured and simulated output signal (V_{OUT}) of the LDMOS inverter. The estimated load capacitance (CL) is 65 pF in parallel to the 1 M Ω input resistance of the oscilloscope. The simulation is in very good agreement with the measurement. A rise time of 2.5 μ s and fall time of 2 μ s can be extracted. Replacing the parasitic load of the measurement equipment with the RF-MEMS electrode capacitance of 200 fF the rise and fall time is drastically decreased to 10 ns and 8 ns respectively [44].

4.4.3 Conclusion

A compact LDMOS inverter including driver circuit (LS) with a chip size of 160 μ m x 80 μ m is presented. Compared to the LDHBT-based circuit only half of the silicon area is required by the LDMOS inverter including control circuitry. Measurements prove the functionality of the developed high-voltage LDMOS inverter driven by the level shifter circuit. The timing of the control signals for the PLDMOS and NLDMOS transistor is not optimized, which causes an unnecessary cross current [88] during the switching event. To decrease this cross current an additional circuit, known as non-overlapping clock (NOC) circuit, can be implemented to realize the break-before-make (BBM)[89], [90] methodology.

5 Demonstrator Circuits

The developed circuit blocks: CP (section 4.2) and HV switch (section 4.4.2) are integrated in an RF-MEMS-based K-band SPDT switch presented in [30]. Two different HV generation and switching concepts are realized in these SPDT circuits and described in section 5.1.1 and section 5.1.2. In contrast to [30], the high-voltage generation and switching circuitries are integrated together with the RF-MEMS based SPDT switch in a single chip.

In section 5.2, an impedance tuning circuit based on RF-MEMS switches for the frequency range between 40 GHz and 60 GHz is presented. A single CP in combination with four HV switches is integrated in the demonstrator chip. The functionality of the designed RF-MEMS switches driven by the integrated HV circuitry is proven by measured S-parameters.

5.1 RF-MEMS-based SPDT Switch with On-Chip Actuation Circuitry

An RF-MEMS based SPDT switch is the simplest version of an RF multiway switch and used to route the RF signal between different functional blocks [91]. An SPDT switch is used to connect the antenna to the power amplifier (PA) or to the low noise amplifier (LNA) [12]. SPDT switches can also be found in phase shifter circuits [92] to route the RF signal to different delay lines. Furthermore, the SPDT switch is a core element of multipath RF switches (SPnTs). The layout of the RF signal line and the RF-MEMS switches for the two following SPDT switch demonstrator circuits is similar to [30] and therefore not further analyzed and described here. In contrast to this work, the RF-MEMS switch actuation voltage in [30] is provided by an external voltage source. The aim of the demonstrator circuits described in section 5.1.1 and section 5.1.2 is to show two different integrated HV generation and switching concepts and to emphasize the advantages and disadvantages using these topologies for MEMS matrix applications.




Figure 5.1: Block diagram of the high-voltage circuitry to actuate the MEMS independently. Each block consists of an oscillator, a charge pump and an NLD MOS transistor.

5.1.1 SPDT Switch Driven by Two Charge Pumps

In Fig. 5.1 an overview of the functional HV blocks (two RF-MEMS switches, two CPs, and two discharge NLD MOS transistors) is depicted. In contrast to [12], NLD MOS transistors instead of the energy consuming discharge resistors are integrated. The 12 stage CP is based on the topology described in section 3.2.2 and comprises the stacked metal capacitors described in section 3.1. HV NLD MOS transistors were integrated to replace the dis-CP, resulting in a minimized chip size required by the dual mode CP (Fig. 1.3). This will reduce the occupied CP chip area by a factor of two. The layout, including labels for the circuit and pads, is shown in Fig. 5.2. Filler structures are excluded to enable a detailed view of the chip. Extra pads are added for circuit analysis and testing purposes of the individual circuit blocks (CP, NLD MOS transistors). Without these pads, the number of required pads can be decreased to five (V_{DD} , V_{tune} , V_{IN} , $V_{g_nLD1\&2}$). In Fig. 5.3, the micrograph of the fabricated circuit is shown. The total size of the SPDT switch including the pads is 1.38 mm^2 . This is mainly caused by the RF components, since the HV blocks are placed inside the RF signal line. With the additional bias pads for the high-voltage generation circuitries, the overall chip size is increased by 8 %.




Figure 5.2: The layout of the designed SPDT switch with two independent “latched”-type charge pumps containing stacked metal capacitors. The discharge pumps are replaced by two HV NLDMOS transistors. The filler structures are not shown to enable the view on the circuit.




Figure 5.3: Chip micrograph of the fabricated RF-MEMS-based K-band SPDT switch circuit driven by two charge pumps (CP1, 2) and HV NLD MOS transistors to discharge the RF-MEMS switch electrode. The location of the HV NLD MOS transistors is shown in Fig. 5.2.




Figure 5.4: (a) Measured CP output voltage (V_{OUT}) versus tuning voltage (V_{tune}) and input voltage (V_{IN}) with a constant biasing voltage ($V_{DD}=3$ V) and load current ($I_{Load}=1$ nA). (b) Measured CP output voltage (V_{OUT}) versus load current (I_{Load}), input voltage (V_{IN}) and biasing voltage (V_{DD}) with a constant tuning voltage ($V_{tune}=2.5$ V). Using an SMU, the CP load current was set to values ranging from 1 nA to 30 μ A.

Charge Pump Characterization

In Fig. 5.4 the output voltage of one integrated CP is depicted as a function of load current (I_{Load}), tuning voltage (V_{tune}), input voltage (V_{IN}) and bias voltage (V_{DD}). Measurements show that the implemented CP can generate and handle an output voltage of 40 V. In Fig. 5.4(a) a nonlinear increase of the CP output voltage (V_{OUT}) with a linearly increasing V_{IN} is measured. This behavior could not be verified by circuit simulation. For an input voltage $V_{IN}=2$ V, the tuning range of the CP output voltage is 15 V. The output voltage is inversely proportional to the drawn output current (Fig. 5.4(b)) e.g. providing 40 V with 1 nA load current and 36 V with a load current of 30 μ A. An output voltage of 25 V can be achieved by setting $V_{IN}=4$ V, V_{tune} and $V_{DD}=2.5$ V and $I_{Load}=1$ nA. In order to achieve an output voltage of 40 V while keeping V_{IN} in the range of V_{DD} , the number of CTSs must be increased from 12 to 20.




Figure 5.5: In situ measured forward output characteristics (drain current (I_D) versus drain-source voltage (V_{DS}) and gate-source voltage (V_{GS})) of both discharge NLD MOS transistors. The equivalent discharge resistance at 40 V is 33 k Ω .

DC Characterization of the Integrated NLD MOS Transistors

To prove the successful implementation of the NLD MOS transistors as a functional replacement for the dis-CP, the DC characteristic was measured. The total gate width of the NLD MOS transistors is 5.3 μm . The in situ measured forward output characteristics are depicted in Fig. 5.5. At $V_{DS}=40\text{ V}$, a maximum drain current ($I_{D,\text{max}}$) of 1.2 mA can be driven by the symmetric double gate (see cross-section in Fig. 2.2) NLD MOS transistors. This discharge current is equivalent to a current caused by a resistor with 33 k Ω and results in a shortened MEMS release (switch off) time. In [17], a release time of less than 25 μs is achieved by the integration of a 250 k Ω discharge resistor.




Figure 5.6: Measured signal attenuation of isolation state ($|S_{21}|$ Iso) and transmission state ($|S_{21}|$) between port1 and port2. The port numbers are indicated in the chip micrograph in Fig. 5.3.

Functional Testing of the Demonstrator Chip

To demonstrate the successful implementation and functionality of the CP and the NLD MOS transistors, the 2-port S-parameters of the RF-MEMS-based SPDT switch were measured. To measure a three terminal SPDT switch with a two port 67 GHz vector network analyzer (VNA), one output was terminated with a $50\ \Omega$ load resistor (see Fig. 5.2 or Fig. 5.3) connected to the second signal connector of the ground signal ground (GSGSG) RF probe. An impedance standard substrate (ISS) compatible with a GSG and a GSGSG RF probe was chosen to perform the Short open load thru (SOLT) calibration. The measured S-parameter represented by S_{21} in dB is depicted in Fig. 5.6. It can be clearly distinguished between the isolation state (M1-active & M2-up) and the transmission state (M1-up & M2-active), which verifies the operation of both CPs and both NLD MOS transistors.




Figure 5.7: Block diagram of a single (shared) high-voltage generation circuitry (CP) and two HV switches (SW1, 2). The CP constantly provides two output voltages (HS_V_{DD} and HS_V_{SS}) to bias the level shifters and the LDMOS inverters.

5.1.2 SPDT driven by a Single Charge Pump and two HV Switches

In contrast to MEMS matrix applications where the multiple CP approach used in the previous section requires too much chip area, the same RF-MEMS-based SPDT switch is actuated using a single CP in combination with two HV switches. An overview with the functional blocks is depicted in Fig. 5.7: a CP (section 4.2) powered by a RO (section 4.1) and two HV switches (section 4.4.2) to actuate two RF-MEMS switches.

The layout of the designed circuit including pad labels is depicted in Fig. 5.8. In order to enable a detailed view into the circuit and its functional blocks, the filler structures are not shown. In Fig. 5.9 the chip micrograph is depicted. Since the HV circuitry is placed inside the RF signal line, like in the first demonstrator circuit (section 5.1.1), the chip size is 1.38 mm^2 .




Figure 5.8: Layout of the designed SPDT based on two RF-MEMS switches (M1, M2), charge pump (CP), ring oscillator (RO) and two high-voltage switches (SW1, SW2). The two RF ports of the VNA are P1 & P2. To show more details of the circuit, the filler structures are faded out.




Figure 5.9: Chip micrograph of the fabricated RF-MEMS-based K-band SPDT switch circuit including two LDMOS inverters (SW1,2), one charge pump (CP) and a differential ring oscillator (RO) [44].




Figure 5.10: Measured RF signal attenuation for the isolation state ($|S_{21}|$) between port1 (P1) and port2 (P2) for different actuation voltages.

Functional Testing of the Demonstrator Chip

To demonstrate the whole system, two-port S-parameters up to 65 GHz were measured on-wafer to test the successful actuation of both RF-MEMS switches of the SPDT. The remaining RF pad was terminated with $50\ \Omega$. A two-port Agilent vector network analyzer (E8361A) was calibrated using a differential impedance standard substrate applying the SOLT method.

The on-chip charge pump (CP) provides the actuation voltage for the embedded RF-MEMS switches and the bias voltage for the HV switches. To define the optimum RF-MEMS switch actuation voltage, the RF signal attenuation (S_{21}) for different charge pump bias conditions was measured. Since the output voltage (HS_V_{DD}) of the charge pump varies with the clock frequency and amplitude of the ring oscillator, the bias voltage (V_{DD}) of the RO was swept starting from 2.5 V up to 2.9 V to find the optimum bias voltage. The measured RF signal attenuation versus CP output voltage is depicted in Fig. 5.10. Increasing the CP output voltage from 42 V to 46.7 V does not result in an increased attenuation. Thus, the on-chip RO and the charge pump (V_{IN}) were biased at 2.7 V to generate a voltage of 42 V. In continuous operating mode, the measured current consumption of the ring oscillator and the charge pump was 9.6 mA.

In Fig. 5.11, the signal attenuation from port1 (P1) to port2 (P2) depending on the SPDT switch state are depicted. The port numbers are shown in Fig. 5.9. The measured S-parameters demonstrate the successful actuation of the integrated RF-




Figure 5.11: Measured RF signal attenuation of the isolation state ($|S_{21}|_{\text{Iso}}$) and the transmission state ($|S_{21}|$) between port1 and port2. The port numbers are shown in the chip micrograph in Fig. 5.9. The measurement proves the successful actuation of both RF-MEMS included in the SPDT switch [44].

MEMS switches. The difference between the transmission and isolation-state at 30 GHz is 14 dB. This value clearly verifies the functionality of the integrated CP and the high-voltage switches.

5.1.3 Conclusion

Both high-voltage generation and switching concepts, implemented in the presented demonstrator vehicles, show successful operation. If an NLDMOS transistor with sufficiently high breakdown voltage is available, the dis-CP can be replaced. Thus, the silicon area required by the HV generation circuitry will be halved. The drawback is that the NLDMOS requires two extra masks and therefore additional preparation effort and costs. It depends on the available process modules (HV transistors) and the designer's preferences to use the double-CP approach or using a single CP in combination with HV switches. If building blocks for the CP and the HV inverter are available as a library element in the PDK, the design effort for both RF-MEMS switch SPDT demonstrators is reduced to "place and route".

For the K-band SPDT switch with the relatively long RF signal lines (quarter wavelength $\lambda/4$), the RF-MEMS switch actuation circuits in both demonstrator systems could be placed "inside" the RF-signal line. Thus, the layout area required in both cases (with and without HV circuitry) is similar. Nevertheless, the layout area required by the latched CP, used in section 5.1.1, will be increased for future designs, since the number of stages needs to be increased to increase the output voltage. For higher frequency applications with shorter RF signal lines, the HV generation and switching circuitries have to be placed in close proximity to the RF components. It can be concluded that for applications comprising only two RF-MEMS switches, the layout area required by the double- or single CP concept is similar.

5.2 RF-MEMS-based Impedance Tuner with On-Chip Actuation Circuitry

Impedance tuning systems based on stubs or distributed MEMS transmission lines (DMTLs) are used at higher frequencies [4], [93], [94]. RF-MEMS-based V- and W-band impedance tuners comprising several switched MEMS capacitors are described in [95], [96]. These double- and triple-stub impedance tuners are small enough to fit into a wafer probe used for on-wafer noise parameter and load-pull measurements [97], [98]. Those circuits do not have an integrated HV generation and switching circuitry which would simplify the wiring effort and reduce the number of cables required to control the integrated RF-MEMS switches attached to the small wafer probe. An integrated high-voltage generation and switch matrix controlled via a serial bus interface would significantly reduce the wiring effort. To demonstrate a fully integrated system, a V-Band single-stub impedance tuning circuit comprising four RF-MEMS switches, a charge pump and the essential HV switches is developed and fabricated. The designed circuit has 16 possible states starting from all RF-MEMS switches in up-position and ending with all MEMS in down-state (actuated). Since the integrated HV switches are controlled applying CMOS voltage levels of 2.5 V, the presented system can be combined with a serial bus interface (e.g. inter-integrated circuit bus (I²C) or SPI). The on-chip generated charge pump output voltage is measured and the function of the high-voltage switching and generation circuitry is shown by the measurement of the S-parameters for various activation states of the integrated RF-MEMS switches.

5.2.1 Circuit Description

The RF signal line is designed as a T-structure (single stub) with the open end connected to ground. Four RF-MEMS switches acting as switchable capacitors are placed along the RF signal line. An actuated RF-MEMS switch will increase the capacitive coupling between the signal line and ground, resulting in a change of the scattering parameter of the stub.

A side effect of the shorted circuit stub topology is the protection of the VNA ports from high DC voltages. This is the worst case scenario with low probability because the MEMS electrodes are coated with an isolating layer and the membrane of the RF-MEMS switch is connected to ground. Even the on-chip charge pump is




Figure 5.12: Block diagram of the high-voltage switch matrix to control the RF-MEMS switch based impedance tuner chip. The circuit includes four LDMOS-based HV switches (SW1–4) biased by a single CP [45].

possibly not powerful enough to destroy the bias tees of the VNA. But this depends also on the charge stored in the on-chip capacitors and in the coaxial cables of the measurement setup.

The block diagram of the designed HV generation and switching circuitry is shown in Fig. 5.12. A single CP provides the bias voltage for the four HV switch units (SW1–4). The HV switch units consist of a Schmitt-Trigger, an inverter, a level shifter and the LDMOS output stage.




Figure 5.13: Transient simulation of the CP output currents (HS_I_{DD} , HS_I_{SS}). All four HV switches are controlled by a random signal. The mean current of HS_I_{DD} is $37.6\ \mu\text{A}$ and $19.5\ \mu\text{A}$ for HS_I_{SS} .

5.2.2 Circuit Simulation and Layout

To estimate the current drawn from the on-chip charge pump, a transient circuit simulation is performed and the results are depicted in Fig. 5.13. The four high-voltage switches are controlled by a random signal. Every switching event causes a peak current in the range of $350\ \mu\text{A}$ which results in a mean current of $37.6\ \mu\text{A}$ for HS_I_{DD} and $19.5\ \mu\text{A}$ for the HS_I_{SS} output. To decrease the amplitude of the current peaks, the overlap of the NLDMOS and PLDMOS transistor control signals must be reduced by the integration of BBM logic.

A chip micrograph of the fabricated impedance tuner is depicted in Fig. 5.14. Most of the DC pads are used to characterize the sub-circuits (RO, CP, SW1–4) and are not required to operate the circuit. The impedance tuner can be operated using only six pads (VDD_RO, VDD_INV, Vctrl1–4). Integrating an SPI with its four signal lines (master out slave in (MOSI), master in slave out (MISO), serial clock (SCLK) and slave select (SS)) would not increase the total number of pads (cables), since Vctrl1–4 are now controlled by the SPI.




Figure 5.14: Chip micrograph of the fabricated RF-MEMS (M1–4) based impedance tuner circuit including four LDMOS inverters (SW1–4), a differential ring oscillator (RO) and the charge pump (CP) [45]. The obligatory filler structures are partly hiding the control circuitry.




Figure 5.15: Measured (symbols) and simulated (line) CP output voltage (HS_V_{DD}) versus bias (V_{DD}) for different load currents (I_{Load}). The CP input voltage (V_{IN}) is synchronized with V_{DD} [45].

5.2.3 Circuit Characterization

To test the CP for different load conditions, an output current was forced using a source measurement unit (Agilent E5270B). The measured and simulated output voltage of the integrated CP for different bias voltages ($1.5\text{ V} \leq V_{DD} \leq 2.5\text{ V}$) and load conditions ($I_{Load}=1\text{ nA}$, $30\text{ }\mu\text{A}$) is depicted in Fig. 5.15. The ripple in the CP output voltage can be explained by the bias (V_{DD}) dependency of the clock frequency and amplitude. Since the charge pump is optimized for a certain clock frequency, the generated voltage is decreasing with an increasing clock signal. However, this effect is partly compensated with the increased clock amplitude. With a bias voltage of 2.5 V an output voltage in the range of 40 V is measured. Compared to the data shown in Fig. 4.21, this CP is connected to the integrated HV switching circuitry. Hence, it is providing in addition to the load current (I_{Load}), the bias current for the integrated circuitry. The influence of an increased load current (I_{Load}) (Fig. 5.16) results in a decreased output voltage and causes an increased bias current. This current level is reached with a high switching frequency as shown in Fig. 5.13 or with the switching of several high-voltage switches simultaneously. As expected, the bias current (I_{DD}), which is depicted in Fig. 5.16, is increasing with increasing ring oscillator bias voltage (V_{DD}).

In Fig. 5.17, a more detailed view on the dependency of the generated output voltage (HS_V_{DD}) versus the bias voltage ($V_{DD} \geq 2.5\text{ V}$) of the ring oscillator is depicted. For these measurements, the charge pump input voltage (V_{IN}) was synchronized with




Figure 5.16: Measured current consumption (I_{DD}) versus bias voltage (V_{DD}) and load current (I_{Load}) of the chip (CP + LS + RO).

the bias voltage (V_{DD}) and the external load current was kept below 1 nA. The generated CP output voltage is very sensitive on the supply voltage (V_{DD}) of the RO. A change of V_{DD} from 2.48 V to 2.54 V results in a raise of 4 V at the CP output voltage. The measured change in the generated output voltage is larger than the expectations based on the simulation results shown in Fig. 4.19(a). This can be explained with the measured CP output voltage ripple shown in Fig. 5.15. In continuous operating mode, the measured current consumption of the ring oscillator and the charge pump ranges from 8.2 mA ($V_{DD} = 2.48$ V) up to 8.4 mA ($V_{DD} = 2.54$ V). With a bias voltage of $V_{DD} = 2.5$ V an output voltage ($HS.V_{DD}$) of 38.4 V is measured.

As the final demonstration of the whole system, S-parameters up to 67 GHz were measured on-wafer to test the successful actuation of the embedded RF-MEMS switches. For the on-wafer S-parameter measurements, a two-port vector network analyzer (Agilent E8361A) was calibrated using an impedance standard substrate applying the SOLT method. The measured RF signal reflection S_{22} of the impedance tuning chip with all RF-MEMS switches actuated is depicted in Fig. 5.18. The odd values for the generated voltage ($HS.V_{DD}$) listed in the plot are due to the swept bias ($V_{DD} = 0$ V, 2.48 V – 2.54 V) of the oscillator. The high-pass characteristic of the shorted stub transmission line causes a large RF signal reflection at frequencies below 10 GHz. For measurement frequencies above 20 GHz, the influence of the actuation voltage ($HS.V_{DD}$) on the circuit behavior is obvious. A decreasing small signal reflection (S_{22}) with increasing actuation voltage is measured. Thus, the state




Figure 5.17: Measured CP output voltage (HS_V_{DD}) and current consumption (I_{DD}) depending on the bias condition (V_{DD}) of the RO.

“M1234_dn” (M1,2,3,4: down-state) causes a broadband matching in the Ka-band (27 – 40 GHz). Increasing the actuation voltage above 40.2 V does not improve the signal reflection (S_{22}) significantly. Therefore, for further S-parameter measurements the on-chip ring oscillator is biased at $V_{DD} = 2.53$ V to generate a charge pump output voltage of 40.2 V.

In Fig. 5.19, the small signal reflection S_{22} for eight selected RF-MEMS switch actuation states is depicted. The state “M1_up_M234_dn” (M1: up-state; M2,3,4: down-state) causes a strong resonance at 41 GHz for S_{22} . On the other hand, if M2 is deactivated while the state of M1, M3 and M4 are kept unchanged (state “M12_up_M34_dn”), the optimum matching frequency is shifted to 45 GHz. Resonances for S_{11} and S_{22} can be created at similar frequencies with complementary RF-MEMS actuation states. Exchanging the state of M4 and M1 while M2 and M3 remain unchanged will cause a resonance at the same frequency at the opposite port. The state “M34_up_M12_dn” (M3, 4: passive (low capacitance) and M1, 2: active (high capacitance)) causes a minimum signal reflection (S_{11} in Fig. 5.20) at 48 GHz. The small differences between S_{11} and S_{22} can be explained with the performance difference of the RF-MEMS switches as a result of process variations. The measured S-parameters of the impedance tuner circuit prove the HV generation and switching, resulting in an individual actuation of the integrated RF-MEMS switches.




Figure 5.18: Measured RF signal reflection (S_{22}) of the impedance tuning circuit versus frequency for different CP output voltages ($HS_{V_{DD}}$). All RF-MEMS switches are actuated [45].





Figure 5.19: Measured RF signal reflection (S_{22}) for different RF-MEMS switch actuation states. The complementary impedance state for “M1_up_M234_dn” is “M4_up_M123_dn” (Fig. 5.20) [45].



©2019 IEEE

Figure 5.20: Measured RF signal reflection (S_{11}) for different RF-MEMS switch actuation states. For the state “M1_up_M234_dn” the RF-MEMS switch1 is not active and the RF-MEMS switch2, 3, 4 are activated [45].

5.2.4 Conclusion

The demonstrator chip: an impedance tuning circuit in the V-band (40 – 75 GHz), containing a charge pump and four LDMOS-based HV switches driving the four integrated RF-MEMS switches is realized and successfully tested. Four compact LDMOS inverters including a driver circuit (capacitively coupled level shifter) are integrated in the circuitry. Voltages in the range of 40 V are generated and switched on-chip. Depending on the combination of activated RF-MEMS switches, the matching frequency can be changed. A higher number of impedance states, required for on-wafer load-pull and noise parameter measurements, can be achieved by increasing the number of RF-MEMS switches and HV switches. The measured S-parameters demonstrate the individual actuation of the embedded RF-MEMS switches controlled by the integrated high-voltage switches while the CP is constantly providing the actuation voltage for the RF-MEMS switches and the bias voltage for the four HV LDMOS inverters.

6 Conclusion and Outlook

In this work, building blocks required to control electrostatically actuated RF-MEMS switches were developed and integrated in demonstrator circuits. These chips include the HV generation and switching units integrated together with the RF-MEMS switches. To the author's knowledge, monolithically integrated RF systems for operating frequencies greater than 20 GHz consisting of RF-MEMS switches, on-chip high-voltage generation circuits and a high-voltage switch matrix are presented for the first time. Regarding MEMS matrix applications, the usability of the following two approaches were analyzed and realized:

- one CP per MEMS
- single CP and multiple HV switches

The CPs designed in this work are based on the “modified Dickson” and “Latched” topology and voltages greater than 40 V were generated on-chip. LV PMOS transistors were used in the charge transfer stages of the Dickson CP. This topology yields the best trade-off between layout area, output voltages (main ($HS_{V_{DD}}$) and secondary ($HS_{V_{SS}}$)), voltage offset ($HS\Delta = HS_{V_{DD}} - HS_{V_{SS}}$), voltage ripple of $HS\Delta$ and output impedance.

The implemented ring oscillator consists of 9 differential inverter stages based on DCVSL logic. Since the charge pump was designed for a clock frequency of 300 MHz, the ring oscillator was designed accordingly.

A simple HV switching circuit based on three HV npn HBTs and two resistors was evaluated. Further improvements are mandatory to decrease the leakage current drawn from the CP in discharge mode. Due to the breakdown behavior for emitter-substrate voltages (V_{ES}) > 5 V, the high-voltage LDHBTs must be placed in an isolated p-well. Since such an isolated high-voltage LDHBT is currently not available, the developments based on the LDHBT transistor have to be postponed. Alternatively, an LDMOS-based high-voltage switch was designed and integrated in the demonstrator chips. For applications requiring very fast actuation of the embedded RF-MEMS switches, the LDMOS inverter concept in combination with

a single CP has proven to be the best choice. To drive a HV PLDMOS transistor, a fast level shifter with a quiescent current leakage below 500 nA was designed. Transient simulations of the level shifter core show very short rise and fall times in the range of 200 ps. The measurements prove a reliable operation for a broad range of bias voltages from 6 V up to 42 V while the switching speed of the circuit remains stable.

A compact LDMOS inverter including the driver circuit (LS) with a chip size of $160\text{ }\mu\text{m} \times 80\text{ }\mu\text{m}$ is presented. Currently, the timing of the control signals (BBM methodology) for the PLDMOS and NLDMOS transistor is still not optimal, which causes high cross currents during the switching event.

The functionality of the HV generation and switching circuitries implemented in both SPDT demonstrator vehicles could be successfully verified. By replacing the discharge element in the CP by an NLDMOS transistor, the silicon area required by the HV generation circuitry is halved. For applications comprising only two RF-MEMS switches, the layout area required by the double- and the single shared CP concept is comparable.

The third demonstrator circuit: an impedance tuning circuit in the V-band (40 – 75 GHz), containing a single CP and four LDMOS-based HV switches controlling the four integrated RF-MEMS switches was realized and tested successfully. The actuation of the RF-MEMS switches was proven by the S-parameter measurements for various combinations of actuated RF-MEMS switches.

The presented HV generation and switch matrix approach can also be integrated in other applications such as electrostatically or piezoelectrically actuated valves or pumps in microfluidics.

The efficiency of the HV generation circuitry can be further improved. By integrating a capacitive voltage divider connected to the CP output, a feedback signal can be generated to control the clock signal generator, resulting in a decreased power consumption while the CP output voltage remains constant. The cross current in the HV inverter can be further reduced by implementing additional logic (BBM methodology) to minimize the overlapping of the control signals for the NLDMOS and PLDMOS transistors.

Bibliography

References

- [1] H. De Los Santos, G. Fischer, H. Tilmans, and J. van Beek, “RF MEMS for ubiquitous wireless connectivity. part II. application”, *Microwave Magazine, IEEE*, vol. 5, no. 4, pp. 50–65, Dec. 2004, ISSN: 1527-3342.
- [2] P. A. Tornatta and R. Gaddi, “Aperture tuned antennas for 3G-4G applications using MEMS digital variable capacitor”, in *International Microwave Symposium*, Jun. 2013, pp. 1–4.
- [3] J. L. Ebel, D. J. Hyman, and H. S. Newman, “RF MEMS testing - beyond the S-parameters”, *IEEE Microwave Magazine*, vol. 8, no. 6, pp. 76–88, Dec. 2007, ISSN: 1527-3342.
- [4] G. Rebeiz, K. Entesari, I. Reines, S.-J. Park, M. El-Tanani, A. Grichener, and A. Brown, “Tuning in to RF MEMS”, *Microwave Magazine, IEEE*, vol. 10, no. 6, pp. 55–72, Oct. 2009, ISSN: 1527-3342.
- [5] P. Bahramzy, P. Olesen, P. Madsen, J. Bojer, S. Caporal Del Barrio, A. Tatomirescu, P. Bundgaard, A. S. Morris III, and G. F. Pedersen, “A tunable RF front-end with narrowband antennas for mobile devices”, *IEEE Transactions on Microwave Theory and Techniques*, vol. 63, no. 10, pp. 3300–3310, Oct. 2015, ISSN: 0018-9480.
- [6] G. Hueber, J. Tsutsumi, M. Seth, A. S. Morris III, and R. B. Staszewski, “Cost-efficient, high-volume transmission: Advanced transmission design and architecture of next generation RF modems and front-ends”, *IEEE Microwave Magazine*, vol. 16, no. 7, pp. 26–45, Aug. 2015, ISSN: 1527-3342.
- [7] Cavendish-Kinetics. (May 18, 2017), [Online]. Available: <http://www.cavendish-kinetics.com/index.php/>.
- [8] Wispry. (May 16, 2017), [Online]. Available: <http://www.wispry.com/technology.php>.

References

- [9] M. Kaynak, K. Ehwald, J. Drews, R. Scholz, F. Körndorfer, D. Knoll, B. Tillack, R. Barth, M. Birkholz, K. Schulz, Y. Sun, D. Wolansky, S. Leidich, S. Kurth, and Y. Gurbuz, “BEOL embedded RF-MEMS switch for mm-wave applications”, in *International Electron Devices Meeting*, Dec. 2009, pp. 1–4.
- [10] S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, A. Mai, and M. Kaynak, “Thin film wafer level encapsulated RF-MEMS switch for D-band applications”, in *European Microwave Conference*, Oct. 2016, pp. 1381–1384.
- [11] V. Valenta, H. Schumacher, S. Tolunay Wipf, M. Wietstruck, A. Göritz, M. Kaynak, and W. Winkler, “Single-chip transmit-receive module with a fully integrated differential RF-MEMS antenna switch and a high-voltage generator for F-band radars”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2015, pp. 40–43.
- [12] F. Tabarani, T. Chaloun, T. Purtova, M. Kaynak, and H. Schumacher, “0.25 μm BiCMOS system-on-chip with four transceivers for Ka-band active reflectarrays”, in *SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference (IMOC)*, Nov. 2015, pp. 1–5.
- [13] T. Ikehashi, T. Miyazaki, H. Yamazaki, A. Suzuki, E. Ogawa, S. Miyano, T. Saito, T. Ohguro, T. Miyagi, Y. Sugizaki, N. Otsuka, H. Shibata, and Y. Toyoshima, “An rf mems variable capacitor with intelligent bipolar actuation”, in *Solid-State Circuits Conference (ISSCC), Digest of Technical Papers. IEEE International*, Feb. 2008, pp. 582–637.
- [14] T. Seki, J. Yamamoto, A. Murakami, N. Yoshitake, K.-I. Hinuma, T. Fujiwara, K. Sano, T. Matsushita, F. Sato, and M. Oba, “An RF MEMS switch for 4G front-ends”, in *Microwave Symposium Digest (IMS), IEEE MTT-S International*, Jun. 2013, pp. 1–3.
- [15] R. Goggin, P. Fitzgerald, B. Stenson, E. Carty, and P. McDaid, “Commercialization of a reliable RF MEMS switch with integrated driver circuitry in a miniature QFN package for RF instrumentation applications”, in *International Microwave Symposium*, May 2015, pp. 1–4.
- [16] E. Carty, P. Fitzgerald, P. McDaid, B. Stenson, and R. Goggin, “Development of a DC to K-band ultra long on-life RF MEMS switch with integrated driver circuitry”, in *European Microwave Conference*, Oct. 2016, pp. 1373–1376.

References

- [17] M. Kaynak, M. Purdy, M. Wietstruck, W. Zhang, and B. Tillack, “A CMOS based fast high-voltage generation circuit for BiCMOS embedded RF-MEMS applications”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2013, pp. 21–23.
- [18] G. Ding, “Intelligent CMOS control of RF MEMS capacitive switches”, PhD thesis, Lehigh University, 2013.
- [19] M. Innocent, P. Wambacq, S. Donnay, W. Sansen, and H. De Man, “A linear high voltage charge pump for MEMS applications in 0.18 μ m CMOS technology”, in *European Solid-State Circuits Conference*, Sep. 2003, pp. 457–460.
- [20] G. Rebeiz, *RF MEMS: Theory, Design, and Technology*, 0-471-20169-3. John Wiley & Sons, 2004, ISBN: 0-471-20169-3.
- [21] A. K. Sharma, A. K. Gautam, P. Farinelli, A. Dutta, and S. G. Singh, “A Ku-band 5 bit MEMS phase shifter for active electronically steerable phased array applications”, *Journal of Micromechanics and Microengineering*, vol. 25, no. 3, p. 035 014, 2015.
- [22] Memtronics. (May 16, 2017), [Online]. Available: <http://www.memtronics.com/default.aspx>.
- [23] A. Morris, “Reconfigurable solutions for mobile device RF front-ends”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2015, pp. 63–66.
- [24] P. Tornatta, R. Gaddi, L. Morrell, V. Joshi, and B. Bishop, “Radiated efficiency of aperture tuned antennas: Comparison of MEMS digital variable capacitor and fixed ceramic capacitors”, in *International Microwave Symposium*, Jun. 2014, pp. 1–4.
- [25] Y. Kurui, H. Yamazaki, Y. Shimooka, T. Saito, E. Ogawa, T. Ogawa, T. Ikehashi, Y. Sugizaki, and H. Shibata, “A CMOS embedded RF-MEMS tunable capacitor for multi-band / multi-mode smartphones”, in *IEEE Electronic Components and Technology Conference*, May 2012, pp. 109–114.
- [26] T. Vähä-Heikkilä and G. M. Rebeiz, “A 4-18 GHz reconfigurable RF MEMS matching network for power amplifier applications”, *International Journal of RF and Microwave Computer-Aided Engineering*, vol. 14, no. 4, pp. 356–372, 2004, ISSN: 1099-047X.

- [27] A. Fomani and R. Mansour, “Monolithically integrated multiport RF MEMS switch matrices”, *IEEE Transactions on Microwave Theory and Techniques*, vol. 57, no. 12, pp. 3434–3441, Dec. 2009, ISSN: 0018-9480.
- [28] M. Daneshmand and R. Mansour, “RF MEMS satellite switch matrices”, *Microwave Magazine, IEEE*, vol. 12, no. 5, pp. 92–109, Aug. 2011, ISSN: 1527-3342.
- [29] R. Malmqvist, A. Gustafsson, W. Simon, M. A. Campo, L. Baggen, B. Grandchamp, S. Seok, M. Fryziel, N. Rolland, M. Lahti, P. Rantakari, and T. Vähä-Heikkilä, “An RF-MEMS based SP4T switched LNA MMIC used in a 24 GHz beam-steering antenna module”, in *European Microwave Integrated Circuits Conference*, Sep. 2015, pp. 329–332.
- [30] S. Tolunay Wipf, A. Göritz, M. Wietstruck, M. Cirillo, C. Wipf, W. Winkler, and M. Kaynak, “Packaged BiCMOS embedded RF-MEMS test vehicles for space applications”, in *European Microwave Conference*, Oct. 2017, pp. 320–323.
- [31] J. Shin, I.-Y. Chung, Y. J. Park, and H. S. Min, “A new charge pump without degradation in threshold voltage due to body effect [memory applications]”, *IEEE Journal of Solid-State Circuits*, vol. 35, no. 8, pp. 1227–1230, Aug. 2000, ISSN: 0018-9200.
- [32] R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, “Power efficient charge pump in deep submicron standard CMOS technology”, in *European Solid-State Circuits Conference*, Sep. 2001, pp. 73–76.
- [33] D. Pan, H. Li, and B. Wilamowski, “A low voltage to high voltage level shifter circuit for MEMS application”, in *University/Government/Industry Microelectronics Symposium, Proceedings of the Biennial*, Jun. 2003, pp. 128–131.
- [34] E. Mentze, H. Hess, K. Buck, and T. Windley, “A scalable high-voltage output driver for low-voltage CMOS technologies”, *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 14, no. 12, pp. 1347–1353, Dec. 2006, ISSN: 1063-8210.
- [35] S. Pashmineh and D. Killat, “Design of a high-voltage driver based on low-voltage CMOS with an adapted level shifter optimized for a wide range of supply voltage”, in *IEEE International Conference on Electronics, Circuits, and Systems (ICECS)*, Dec. 2015, pp. 5–8.

- [36] M. Takayasu, A. Shirane, S. Lee, D. Yamane, H. Ito, X. Mi, H. Inoue, F. Nakazawa, S. Ueda, N. Ishihara, and K. Masu, “An 8 channel, 20 V output CMOS switching driver with 3.3 V power supply using triple-well biasing techniques for integrated MEMS device control”, *Japanese Journal of Applied Physics*, vol. 53, no. 4S, 04EE13, 2014.
- [37] J.-F. Saheb, J.-F. Richard, M. Sawan, R. Meingan, and Y. Savaria, “System integration of high voltage electrostatic MEMS actuators”, *Analog Integrated Circuits and Signal Processing*, vol. 53, no. 1, pp. 27–34, 2007, ISSN: 1573-1979.
- [38] R. P. V. Kampen, C. Q. Khieu, J. D. Huffman, and R. L. Knipe, “Two-state charge-pump control-loop for MEMS DVC control”, US9385594B2, 2016.
- [39] S. Natarajan, S. Cunningham, A. Morris, and D. Dereus, “CMOS integrated digital RF MEMS capacitors”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2011, pp. 173–176.
- [40] P. Good and A. S. Morris III, “Charge pump systems and methods”, US9515548B2, 2016.
- [41] M. Kaynak, V. Valenta, H. Schumacher, and B. Tillack, “MEMS module integration into SiGe BiCMOS technology for embedded system applications”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Sep. 2012, pp. 1–7.
- [42] D. DeReus, S. Natarajan, S. Cunningham, and A. Morris, “Tunable capacitor series/shunt design for integrated tunable wireless front end applications”, in *Micro Electro Mechanical Systems (MEMS), IEEE 24th International Conference on*, Jan. 2011, pp. 805–808.
- [43] D. Molinero, S. Cunningham, D. DeReus, and A. Morris, “High order mode distortion characterization of the open state of capacitive RF MEMS switches”, in *International Microwave Symposium*, May 2015, pp. 1–3.
- [44] C. Wipf, R. Sorge, A. Göritz, S. Tolunay Wipf, A. Scheit, D. Kissinger, and M. Kaynak, “High voltage LDMOS inverter for on-chip RF-MEMS actuation”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2018, pp. 48–50.
- [45] C. Wipf, R. Sorge, S. Tolunay Wipf, A. Göritz, A. Scheit, D. Kissinger, and M. Kaynak, “RF-MEMS based V-band impedance tuner driven by integrated high-voltage LDMOS switch matrix and charge pump”, in *IEEE Topical*

- Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2019, pp. 1–3.
- [46] D. Knoll, A. Fox, K. E. Ehwald, B. Heinemann, R. Barth, A. Fischer, H. Rucker, P. Schley, R. Scholz, F. Korndorfer, B. Senapati, V. E. Stikanov, B. Tillack, W. Winkler, C. Wolf, and P. Zaumseil, “A low-cost SiGe:C BiCMOS technology with embedded flash memory and complementary LDMOS module”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2005, pp. 132–135.
 - [47] R. Sorge, A. Fischer, K. Ehwald, R. Barth, P. Ostrovsky, R. Pliquett, K. Schulz, D. Bolze, P. Schley, D. Schmidt, H.-E. Wulf, H. Grutzediek, J. Scheerer, and P. Hartmetz, “High voltage complementary epi free LDMOS module with 70 V PLDMOS for a 0.25 μm SiGe:C BiCMOS platform”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2008, pp. 58–61.
 - [48] R. Sorge, A. Fischer, A. Mai, P. Schley, J. Schmidt, C. Wipf, T. Mausolf, R. Pliquett, R. Barth, and K. Ehwald, “Complementary RF LDMOS module for 12 V DC/DC converter and 6 GHz power applications”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2011, pp. 57–60.
 - [49] R. Sorge, A. Fischer, R. Pliquett, C. Wipf, P. Schley, and R. Barth, “Concept of vertical bipolar transistor with lateral drift region, applied to high voltage SiGe HBT”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2012, pp. 223–226.
 - [50] R. Sorge, J. Schmidt, C. Wipf, F. Korndörfer, R. Pliquett, K. Schulz, and R. Barth, “Integration of a 50 V BVCEO SiGe:C HBT into a 0.25 μm SiGe:C BiCMOS platform”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2014, pp. 89–91.
 - [51] M. Kaynak, M. Wietstruck, W. Zhang, J. Drews, R. Scholz, D. Knoll, F. Korndörfer, C. Wipf, K. Schulz, M. Elkhoully, K. Kaletta, M. V. Suchodoletz, K. Zoschke, M. Wilke, O. Ehrmann, V. Mühlhaus, G. Liu, T. Purtova, A. C. Ulusoy, H. Schumacher, and B. Tillack, “RF-MEMS switch module in a 0.25 μm BiCMOS technology”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2012, pp. 25–28.

References

- [52] D. Knoll, B. Heinemann, R. Barth, *et al.*, “A modular, low-cost SiGe:C Bi-CMOS process featuring high- f_T and high BVCEO transistors”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Sep. 2004, pp. 241–244.
- [53] ITRS, “International technology roadmap for semiconductors”, ITRS, White Paper, 2005.
- [54] R. Mansour, “RF MEMS-CMOS device integration: An overview of the potential for RF researchers”, *IEEE Microwave Magazine*, vol. 14, no. 1, pp. 39–56, Jan. 2013, ISSN: 1527-3342.
- [55] S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, A. Mai, and M. Kaynak, “Electromagnetic and small-signal modeling of an encapsulated RF-MEMS switch for D-band applications”, *International Journal of Microwave and Wireless Technologies*, pp. 1–8, 2017.
- [56] S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, A. Burak, E. Türkmen, Y. Gürbüz, and M. Kaynak, “240 GHz RF-MEMS switch in a 0.13 μm SiGe Bi-CMOS technology”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 19, 2017.
- [57] M. Kaynak, K. E. Ehwald, J. Drews, R. Scholz, F. Korndörfer, C. Wipf, D. Knoll, R. Barth, M. Birkholz, K. Schulz, D. Wolansky, and B. Tillack, “Embedded MEMS modules for BiCMOS process”, in *German Microwave Conference, Digest of Papers*, Mar. 2010, pp. 78–81.
- [58] M. Kaynak, K. E. Ehwald, R. Scholz, F. Korndörfer, C. Wipf, Y. M. Sun, B. Tillack, S. Zehir, and Y. Gurbuz, “Characterization of an embedded RF-MEMS switch”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2010, pp. 144–147.
- [59] S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, and M. Kaynak, “D-band RF MEMS SPDT switch in a 0.13 μm SiGe BiCMOS technology”, *IEEE Microwave and Wireless Components Letters*, vol. 26, no. 12, pp. 1002–1004, Dec. 2016, ISSN: 1531-1309.
- [60] J. Doutreloigne, “Fully integrated high-voltage generators with optimized power efficiency”, *Journal of Computer and Communications*, Nov. 19, 2014.

- [61] M. Wietstruck, W. Winkler, A. Göritz, S. Tolunay Wipf, C. Wipf, D. Schmidt, A. Mai, and M. Kaynak, “0.13 μm BiCMOS embedded on-chip high-voltage charge pump with stacked BEOL capacitors for RF-MEMS applications”, in *International Symposium on RF MEMS and RF Microsystems (MEMSWAVE)*, 2016.
- [62] B. Sarlioglu and C. T. Morris, “More electric aircraft: Review, challenges, and opportunities for commercial transport aircraft”, *IEEE Transactions on Transportation Electrification*, vol. 1, no. 1, pp. 54–64, Jun. 2015.
- [63] THE HV-EPESA PROJECT. (Jul. 18, 2018), [Online]. Available: <http://hv-epesa-h2020.eu/>.
- [64] T. Yoke, S. Iwai, A. R. Khan, H. Masui, M. Iwata, K. Toyoda, and M. Cho, “Development of mission payloads onboard high voltage technology demonstration satellite horyu-ii”, *IEEE Transactions on Plasma Science*, vol. 41, no. 12, pp. 3477–3486, Dec. 2013, ISSN: 0093-3813.
- [65] Tonicello, Ferdinando, Mauret, Bruno, Jensen, Hans, Croci, Luciano, Deplus, Nicolas, Neugnot, Nicolas, Rumler, Peter, and Kocma, Tadeusz, “ECSS-E-ST&HB-20-20C - A power interface standard & handbook for products development”, *E3S Web Conf.*, vol. 16, p. 13 001, 2017.
- [66] J. Dickson, “On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique”, *IEEE Journal of Solid-State Circuits*, vol. 11, no. 3, pp. 374–378, Jun. 1976, ISSN: 0018-9200.
- [67] B. Razavi, *Design of Analog CMOS Integrated Circuits*. McGraw-Hill, 2000.
- [68] R. J. Baker, *CMOS: Circuit Design, Layout, and Simulation*, Third, S. K. Tewksbury and J. E. Brewer, Eds. John Wiley & Sons, 2010, ISBN: 978-0-470-88132-3.
- [69] G. Palumbo and D. Pappalardo, “Charge pump circuits: An overview on design strategies and topologies”, *IEEE Circuits and Systems Magazine*, vol. 10, no. 1, pp. 31–45, 2010, ISSN: 1531-636X.
- [70] H. Greinacher, “Über eine Methode, Wechselstrom mittels elektrischer Ventile und Kondensatoren in hochgespannten Gleichstrom umzuwandeln”, *Zeitschrift für Physik*, vol. 4, no. 2, pp. 195–205, Jun. 1921, ISSN: 0044-3328.

- [71] J. D. Cockcroft and E. T. S. Walton, “Experiments with high velocity positive ions”, *Proceedings of the Royal Society of London A: Mathematical, Physical and Engineering Sciences*, vol. 129, no. 811, pp. 477–489, 1930, ISSN: 0950-1207. eprint: <http://rspa.royalsocietypublishing.org/content/129/811/477.full.pdf>.
- [72] R. Zhang, Z. Huang, and Y. Inoue, “A low breakdown-voltage charge pump based on Cockcroft-Walton structure”, in *IEEE International Conference on ASIC*, Oct. 2009, pp. 328–331.
- [73] T. Tanzawa, *On-chip High-Voltage Generator Design*, ed. by M. Ismail and M. Sawan, ser. Analog Circuits and Signal Processing 978-1-4614-3848-9. Springer, 2012, ISBN: 9781461438496.
- [74] Y. Moghe, T. Lehmann, and T. Piessens, “Nanosecond delay floating high voltage level shifters in a 0.35 μm HV-CMOS technology”, *IEEE Journal of Solid-State Circuits*, vol. 46, no. 2, pp. 485–497, Feb. 2011, ISSN: 0018-9200.
- [75] Z. Liu, L. Cong, and H. Lee, “Design of on-chip gate drivers with power-efficient high-speed level shifting and dynamic timing control for high-voltage synchronous switching power converters”, *IEEE Journal of Solid-State Circuits*, vol. 50, no. 6, pp. 1463–1477, Jun. 2015, ISSN: 0018-9200.
- [76] S. Heinz, A. Lange, K. Erler, G. Ebest, W. Miesch, J. Dietrich, J. Knopke, and W. Pfau, “High-voltage amplifier design for MEMS based switching arrays in wavelength-division multiplexing networks”, in *Industrial Electronics (ISIE). IEEE International Symposium on*, Jun. 2007, pp. 1418–1423.
- [77] P. Saul, K. Brunson, and R. Bunyan, “Versatile high voltage level shift and driver for MEMS applications”, English, *Electronics Letters*, vol. 39, 185–186(1), 2 Jan. 2003, ISSN: 0013-5194.
- [78] S. Heinz, “Integrierte Hochvolt-Ansteuerelektronik für Mikroaktoren mit elektrostatischem Antrieb”, PhD thesis, TU Chemnitz, 2006.
- [79] M. Khorasani, L. van den Berg, P. Marshall, M. Zargham, V. Gaudet, D. Elliott, and S. Martel, “Low-power static and dynamic high-voltage CMOS level-shifter circuits”, in *IEEE International Symposium on Circuits and Systems*, May 2008, pp. 1946–1949.

References

- [80] J. Wittmann, T. Rosahl, and B. Wicht, “A 50 V high-speed level shifter with high dv/dt immunity for multi-MHz DC/DC converters”, in *European Solid-State Circuits Conference*, Sep. 2014, pp. 151–154.
- [81] J. Doutreloigne, “A fully integrated ultra-low-power high-voltage driver for bistable LCDs”, in *International Symposium on VLSI Design, Automation and Test*, Apr. 2006, pp. 1–4.
- [82] R. Hattori, “High-voltage driver LSI for passive matrix driven electronic paper with 160 tri-level voltage outputs”, in *Japan-Egypt Conference on Electronics, Communications and Computers*, Mar. 2012, pp. 1–5.
- [83] T. Lehmann, “Design of fast low-power floating high-voltage level-shifters”, *Electronics Letters*, vol. 50, no. 3, pp. 202–204, Jan. 2014, ISSN: 0013-5194.
- [84] D. Larsen, P. Llimos Muntal, I. Jorgensen, and E. Bruun, “High-voltage pulse-triggered SR latch level-shifter design considerations”, in *NORCHIP*, Oct. 2014, pp. 1–6.
- [85] T. Tanzawa, Y. Takano, K. Watanabe, and S. Atsumi, “High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories”, *IEEE Journal of Solid-State Circuits*, vol. 37, no. 10, pp. 1318–1325, Oct. 2002, ISSN: 0018-9200.
- [86] S. C. Tan and X. W. Sun, “Low power CMOS level shifters by bootstrapping technique”, *Electronics Letters*, vol. 38, no. 16, pp. 876–878, Aug. 2002, ISSN: 0013-5194.
- [87] C. Wipf and R. Sorge, “High voltage level shifter for RF-MEMS control matrix with very low DC current leakage”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2017, pp. 15–18.
- [88] H. J. M. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits”, *IEEE Journal of Solid-State Circuits*, vol. 19, no. 4, pp. 468–473, Aug. 1984, ISSN: 0018-9200.
- [89] S. Moore, *Designing with Analog Switches*, ser. Electrical and Computer Engineering. Taylor & Francis, 1991, ISBN: 9780824784218.
- [90] J. Puhan, D. Raic, T. Tuma, and A. Bormen, “Break-before-Make CMOS inverter for power-efficient delay implementation”, *The Scientific World Journal*, vol. 2014, p. 11, Nov. 26, 2014.

- [91] S. Lucyszyn, *Advanced RF MEMS*. 2010, ISBN: 9780521897716.
- [92] G. Rebeiz, G.-L. Tan, and J. S. Hayden, “RF MEMS phase shifters: Design and applications”, *Microwave Magazine, IEEE*, vol. 3, no. 2, pp. 72–81, Jun. 2002, ISSN: 1527-3342.
- [93] J. Papapolymierou, K. L. Lange, C. L. Goldsmith, A. Malczewski, and J. Kleber, “Reconfigurable double-stub tuners using MEMS switches for intelligent RF front-ends”, *IEEE Transactions on Microwave Theory and Techniques*, vol. 51, no. 1, pp. 271–278, Jan. 2003, ISSN: 0018-9480.
- [94] B. Lacroix, A. Pothier, A. Crunteanu, and P. Blondy, “Phase shifter design based on fast RF MEMS switched capacitors”, in *European Microwave Integrated Circuit Conference*, Oct. 2008, pp. 478–481.
- [95] T. Vaha-Heikkilä, J. Varis, J. Tuovinen, and G. M. Rebeiz, “A V-band single-stub RF MEMS impedance tuner”, in *European Microwave Conference*, vol. 3, Oct. 2004, pp. 1301–1304.
- [96] T. Vaha-Heikkilä, J. Varis, J. Tuovinen, and G. M. Rebeiz, “W-band RF MEMS double and triple-stub impedance tuners”, in *IEEE MTT-S International Microwave Symposium Digest*, Jun. 2005, p. 4.
- [97] V. Krozer, R. Doerner, F. J. Schmückle, N. Weimann, W. Heinrich, A. Rumiantsev, M. Lisker, and B. Tillack, “On-wafer small-signal and large-signal measurements up to sub-THz frequencies”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Sep. 2014, pp. 163–170.
- [98] T. Vähä-Heikkilä, “MEMS tuning and matching circuits, and millimeter wave on-wafer measurements”, PhD thesis, Helsinki University of Technology, 2006.

Publications

1. C. Wipf, R. Sorge, S. Tolunay Wipf, A. Göritz, A. Scheit, D. Kissinger, and M. Kaynak, “RF-MEMS based V-band impedance tuner driven by integrated high-voltage LDMOS switch matrix and charge pump”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2019, pp. 1–3.
2. C. Wipf, R. Sorge, A. Göritz, S. Tolunay Wipf, A. Scheit, D. Kissinger, and M. Kaynak, “High voltage LDMOS inverter for on-chip RF-MEMS actuation”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2018, pp. 48–50.
3. C. Wipf and R. Sorge, “High voltage level shifter for RF-MEMS control matrix with very low DC current leakage”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2017, pp. 15–18.
4. C. Wipf, R. Sorge, and J. Schmidt, “Evaluation of LDMOS transistors for 10 Gbps switched mode applications and X-band power amplifier”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2016, pp. 57–59.
5. C. Wipf, “A new method to analyze the behavior of SiGe:C HBTs under RF large signal stress”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2012, pp. 97–100.
6. C. Wipf, R. Sorge, and P. Weger, “Hybrid cascode with an isolated NLDMOS and HBT for X-band power amplifier applications”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2011, pp. 121–124.

Coauthored publications

1. J. Heredia, M. Ribó, L. Pradell, S. Tolunay-Wipf, A. Göritz, M. Wietstruck, C. Wipf, and M. Kaynak, “A 125–143 GHz frequency-reconfigurable BiCMOS compact LNA using a single RF-MEMS switch”, *IEEE Microwave and Wireless Components Letters*, vol. 29, no. 5, pp. 339–341, May 2019, ISSN: 1531-1309.

2. J. Heredia, M. Ribó, L. Pradell, S. T. Wipf, A. Göritz, M. Wietstruck, C. Wipf, and M. Kaynak, “Miniature Switchable Millimeter-Wave BiCMOS Low-Noise Amplifier at 120/140 GHz Using an HBT Switch”, *Micromachines*, vol. 10, no. 10, p. 632, Sep. 2019, ISSN: 2072-666X.
3. R. Sorge, J. Schmidt, F. Reimer, C. Wipf, F. Korndörfer, R. Pliquett, and R. Barth, “Radiation tolerant RF-LDMOS transistors, integrated into a 0.25 μm SiGe-BICMOS technology”, *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, vol. 924, pp. 166–169, 2019, 11th International Hiroshima Symposium on Development and Application of Semiconductor Tracking Detectors, ISSN: 0168-9002.
4. M. Bertrand, E. Pistono, G. Acri, D. Kaddour, F. Podevin, V. Puyal, S. Tolunay Wipf, C. Wipf, M. Wietstruck, M. Kaynak, and P. Ferrari, “Substrate integrated waveguides for mm-wave functionalized silicon interposer”, in *International Microwave Symposium*, Jun. 2018.
5. P. Rynkiewicz, A.-L. Franc, F. Coccetti, M. Wietstruck, C. Wipf, S. Tolunay Wipf, M. Kaynak, and G. Prigent, “Ring filter synthesis and its BiCMOS 60 GHz implementation”, *International Journal of Microwave and Wireless Technologies*, pp. 291–300, 2018.
6. R. Sorge, J. Schmidt, C. Wipf, F. Reimer, R. Pliquett, and T. Mausolf, “JICG MOS transistors for reduction of radiation effects in CMOS electronics”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2018.
7. M. Wietstruck, S. Marschmeyer, S. Tolunay Wipf, C. Wipf, T. Voß, M. Bertrand, E. Pistono, G. Acri, F. Podevin, P. Ferrari, and M. Kaynak, “Design optimization of through-silicon vias for substrate-integrated waveguides embedded in high-resistive silicon interposer”, in *Electronics Packaging Technology Conference (EPTC)*, Dec. 2018.
8. K. Xiong, H. Kim, R. J. Marstell, A. Göritz, C. Wipf, L. Li, J.-H. Park, X. Luo, M. Wietstruck, A. Madjar, N. C. Strandwitz, M. Kaynak, Y. H. Lee, and J. C. M. Hwang, “CMOS-compatible batch processing of monolayer MoS_2 MOSFETs”, *Journal of Physics D: Applied Physics*, vol. 51, no. 15, 15LT02, Mar. 21, 2018.

9. U. Yodprasit, W. Winkler, T. Multerer, A. R. Ganis, V. Ziegler, W. Christian, and W. Matthias, “12 GHz to 40 GHz 0.13 μm SiGe BiCMOS circuits for UWB 3D real-time OFDM MIMO imaging radar applications”, in *German Microwave Conference*, Mar. 2018.
10. M. Kaynak, M. Wietstruck, A. Göritz, S. Tolunay Wipf, M. Inac, B. Cetindogan, C. Wipf, C. B. Kaynak, M. Wöhrmann, S. Voges, and T. Braun, “0.13 μm SiGe BiCMOS technology with More-than-Moore modules”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2017, pp. 62–65.
11. R. Sorge, J. Schmidt, F. Reimer, C. Wipf, F. Korndörfer, R. Pliquet, and R. Barth, “Radiation tolerant RF-LDMOS transistors, integrated into a 0.25 μm SiGe-BiCMOS technology”, in *11th International Hiroshima Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD11)*, Dec. 11, 2017.
12. S. Tolunay Wipf, A. Göritz, M. Wietstruck, M. Cirillo, C. Wipf, W. Winkler, and M. Kaynak, “Packaged BiCMOS embedded RF-MEMS test vehicles for space applications”, in *European Microwave Conference*, Oct. 2017, pp. 320–323.
13. S. Tolunay Wipf, A. Göritz, M. Wietstruck, M. Cirillo, C. Wipf, K. Zoschke, and M. Kaynak, “Effect of wafer-level silicon cap packaging on BiCMOS embedded RF-MEMS switch performance”, in *IMAPS Nordic Conference on Microelectronics Packaging (NordPac)*, Jun. 2017, pp. 31–34.
14. S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, A. Burak, E. Türkmen, Y. Gürbüz, and M. Kaynak, “240 GHz RF-MEMS switch in a 0.13 μm SiGe BiCMOS technology”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 19, 2017.
15. S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, M. Cirillo, and M. Kaynak, “BiCMOS embedded RF-MEMS technologies”, in *MikroSystemTechnik Kongress*, München, Oct. 2017.
16. S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, A. Mai, and M. Kaynak, “Electromagnetic and small-signal modeling of an encapsulated RF-MEMS switch for D-band applications”, *International Journal of Microwave and Wireless Technologies*, pp. 1–8, 2017.

17. B. Heinemann, H. Rücker, R. Barth, F. Bärwolf, J. Drews, G. Fischer, A. Fox, O. Fursenko, T. Grabolla, F. Herzel, J. Katzer, J. Korn, A. Krüger, P. Kulse, T. Lenke, M. Lisker, S. Marschmeyer, A. Scheit, D. Schmidt, J. Schmidt, M. Schubert, A. Trusch, C. Wipf, and D. Wolansky, “SiGe HBT with f_T/f_{max} of 505 GHz/720 GHz”, in *IEEE International Electron Devices Meeting*, 2016.
18. S. Lischke, D. Knoll, S. Tolunay Wipf, C. Wipf, A. Fox, F. Herzel, and M. Kaynak, “Side-use of a Ge p-i-n photo diode for electrical application in a photonic BiCMOS technology”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, 2016.
19. R. Sorge, J. Schmidt, F. Reimer, C. Wipf, R. Pliquett, and R. Barth, “Junction isolated MOS/LDMOS cascode arrangement for radiation tolerant RF-power applications”, in *European Conference on Radiation and its Effects on Components and Systems (RADECS)*, 2016.
20. S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, and M. Kaynak, “D-band RF MEMS SPDT switch in a 0.13 μm SiGe BiCMOS technology”, *IEEE Microwave and Wireless Components Letters*, vol. 26, no. 12, pp. 1002–1004, Dec. 2016, ISSN: 1531-1309.
21. ———, “RF pad optimization for a 140 GHz RF-MEMS switch”, in *International Symposium on RF MEMS and RF Microsystems (MEMSWAVE)*, 2016.
22. S. Tolunay Wipf, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, A. Mai, and M. Kaynak, “Thin film wafer level encapsulated RF-MEMS switch for D-band applications”, in *European Microwave Conference*, Oct. 2016, pp. 1381–1384.
23. M. Wietstruck, W. Winkler, A. Göritz, S. Tolunay Wipf, C. Wipf, D. Schmidt, A. Mai, and M. Kaynak, “0.13 μm BiCMOS embedded on-chip high-voltage charge pump with stacked BEOL capacitors for RF-MEMS applications”, in *International Symposium on RF MEMS and RF Microsystems (MEMSWAVE)*, 2016.
24. J. Böck, K. Aufinger, S. Boguth, C. Dahl, H. Knapp, W. Liebl, D. Manger, T. F. Meister, A. Pribil, J. Wursthorn, R. Lachner, B. Heinemann, H. Rücker, A. Fox, R. Barth, G. Fischer, S. Marschmeyer, D. Schmidt, A. Trusch, and C. Wipf, “SiGe HBT and BiCMOS process integration optimization within the DOTSEVEN project”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2015, pp. 121–124.

25. A. Fox, B. Heinemann, H. Rücker, R. Barth, G. G. Fischer, C. Wipf, S. Marschmeyer, K. Aufinger, J. Böck, S. Boguth, H. Knapp, R. Lachner, W. Liebl, D. Manger, T. F. Meister, A. Pribil, and J. Wursthorn, “Advanced heterojunction bipolar transistor for half-THz SiGe BiCMOS technology”, *IEEE Electron Device Letters*, vol. 36, no. 7, pp. 642–644, Jul. 2015, ISSN: 0741-3106.
26. U. C. Kaletta, C. Wipf, M. Fräschke, D. Wolansky, M. A. Schubert, T. Schroeder, and C. Wenger, “AlN/SiO₂/Si₃N₄/Si(100) based CMOS compatible surface acoustic wave filter with -12.8 dB minimum insertion loss”, *IEEE Transactions on Electron Devices*, vol. 62, no. 3, pp. 764–768, Mar. 2015, ISSN: 0018-9383.
27. K. Kumar, A. Chakravorty, G. G. Fischer, and C. Wipf, “Graded applications of NQS theory for modeling correlated noise in SiGe HBTs”, *IEEE Transactions on Electron Devices*, vol. 62, no. 8, pp. 2384–2389, Aug. 2015, ISSN: 0018-9383.
28. S. Tolunay, A. Göritz, M. Wietstruck, C. Wipf, B. Tillack, and M. Kaynak, “94 GHz RF-MEMS SPDT switch in a 0.13 μ m SiGe BiCMOS technology”, in *International Symposium on RF MEMS and RF Microsystems*, 2015.
29. R. Sorge, J. Schmidt, C. Wipf, F. Korndörfer, R. Pliquett, K. Schulz, and R. Barth, “Integration of a 50 V BVCEO SiGe:C HBT into a 0.25 μ m SiGe:C BiCMOS platform”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2014, pp. 89–91.
30. M. Wietstruck, M. Kaynak, S. Marschmeyer, C. Wipf, I. Tekin, K. Zoschke, and B. Tillack, “Modeling and optimization of BiCMOS embedded through-silicon vias for RF-grounding”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, 2014.
31. U. Kaletta, D. Wolansky, M. Fräschke, C. Wipf, and C. Wenger, “Crosstalk suppression of CMOS compatible AlN based SAW devices on low resistive Si(100)”, in *E-MRS Spring Meeting*, 2013.
32. U. C. Kaletta, P. V. Santos, D. Wolansky, A. Scheit, M. Fräschke, C. Wipf, P. Zaumseil, and C. Wenger, “Monolithic integrated SAW filter based on AlN for high-frequency applications”, *Semiconductor Science and Technology*, vol. 28, no. 6, p. 065 013, 2013.

33. M. Kaynak, M. Wietstruck, W. Zhang, J. Drews, R. Barth, D. Knoll, F. Korndörfer, R. Scholz, K. Schulz, C. Wipf, B. Tillack, K. Kaletta, M. v. Suchodoletz, K. Zoschke, M. Wilke, O. Ehrmann, A. C. Ulusoy, T. Purtova, G. Liu, and H. Schumacher, “Packaged BiCMOS embedded RF-MEMS switches with integrated inductive loads”, in *IEEE/MTT-S International Microwave Symposium Digest*, Jun. 2012, pp. 1–3.
34. M. Kaynak, M. Wietstruck, W. Zhang, J. Drews, R. Scholz, D. Knoll, F. Korndörfer, C. Wipf, K. Schulz, M. Elkhoully, K. Kaletta, M. V. Suchodoletz, K. Zoschke, M. Wilke, O. Ehrmann, V. Mühlhaus, G. Liu, T. Purtova, A. C. Ulusoy, H. Schumacher, and B. Tillack, “RF-MEMS switch module in a 0.25 μm BiCMOS technology”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2012, pp. 25–28.
35. R. Sorge, A. Fischer, R. Pliquett, C. Wipf, P. Schley, and R. Barth, “Concept of vertical bipolar transistor with lateral drift region, applied to high voltage SiGe HBT”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2012, pp. 223–226.
36. A. Awany, C. Wipf, J. C. Scheytt, and A. Thiede, “Broadband 31-65 GHz inductorless active balun with 12.4 dB gain in 0.13 μm SiGe:C BiCMOS technology”, in *European Microwave Integrated Circuits Conference*, Oct. 2011, pp. 1213–1216.
37. A. Fox, B. Heinemann, R. Barth, S. Marschmeyer, C. Wipf, and Y. Yamamoto, “SiGe:C HBT architecture with epitaxial external base”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2011, pp. 70–73.
38. M. Kaynak, F. Korndörfer, M. Wietstruck, D. Knoll, R. Scholz, C. Wipf, C. Krause, and B. Tillack, “Robustness and reliability of BiCMOS embedded RF-MEMS switch”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2011, pp. 177–180.
39. M. Kaynak, M. Wietstruck, W. Zhang, J. Drews, D. Knoll, F. Korndörfer, C. Wipf, K. Schulz, M. v. Suchodoletz, K. Zoschke, K. Kaletta, O. Ehrmann, S. Leidich, S. Kurth, and B. Tillack, “MEMS module integration into SiGe BiCMOS technology for embedded system applications”, in *Semiconductor Conference Dresden*, Sep. 2011, pp. 1–4.

40. R. Sorge, A. Fischer, A. Mai, P. Schley, J. Schmidt, C. Wipf, T. Mausolf, R. Pliquett, R. Barth, and K. Ehwald, "Complementary RF LDMOS module for 12 V DC/DC converter and 6 GHz power applications", in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2011, pp. 57–60.
41. R. Sorge, A. Fischer, J. Schmidt, C. Wipf, R. Barth, and R. Pliquett, "Integration of isolated RF-LDMOS transistors in a 0.25 μm SiGe:C BiCMOS process", in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2011, pp. 162–165.
42. R. Wang, Y. Sun, C. Wipf, and J. C. Scheytt, "An on-board differential patch array antenna and interconnects design for 60 GHz applications", in *IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS)*, Nov. 2011, pp. 1–5.
43. B. Heinemann, R. Barth, D. Bolze, J. Drews, G. G. Fischer, A. Fox, O. Fur-senko, T. Grabolla, U. Haak, D. Knoll, R. Kurps, M. Lisker, S. Marschmeyer, H. Rücker, D. Schmidt, J. Schmidt, M. A. Schubert, B. Tillack, C. Wipf, D. Wolansky, and Y. Yamamoto, "SiGe HBT technology with f_T/f_{max} of 300 GHz/500 GHz and 2.0 ps CML gate delay", in *International Electron De-vices Meeting*, Dec. 2010.
44. M. Kaynak, K. E. Ehwald, J. Drews, R. Scholz, F. Korndörfer, C. Wipf, D. Knoll, R. Barth, M. Birkholz, K. Schulz, D. Wolansky, and B. Tillack, "Embed-ded MEMS modules for BiCMOS process", in *German Microwave Conference, Digest of Papers*, Mar. 2010, pp. 78–81.
45. M. Kaynak, K. E. Ehwald, R. Scholz, F. Korndörfer, C. Wipf, Y. M. Sun, B. Tillack, S. Zihir, and Y. Gurbuz, "Characterization of an embedded RF-MEMS switch", in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2010, pp. 144–147.
46. M. Kaynak, M. Wietstruck, R. Scholz, J. Drews, R. Barth, K. Ehwald, A. Fox, U. Haak, D. Knoll, F. Korndorfer, S. Marschmeyer, K. Schulz, C. Wipf, D. Wolansky, B. Tillack, K. Zoschke, T. Fischer, Y. Kim, J. Kim, W.-G. Lee, and J. Kim, "BiCMOS embedded RF-MEMS switch for above 90 GHz applications using backside integration technique", in *International Electron Devices Meeting*, Dec. 2010, pp. 36.5.1–36.5.4.

- 47. F. Korndörfer and C. Wipf, “On the dependence of the thermal resistance on collector properties of SiGe HBTs”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2010, pp. 269–272.
- 48. R. Sorge, A. Fischer, A. Mai, P. Schley, J. Schmidt, C. Wipf, R. Pliquett, and R. Barth, “Integrated Si-LDMOS transistors for 11 GHz X-band power amplifier applications”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2010, pp. 90–93.
- 49. M. Kaynak, F. Korndorfer, C. Wipf, R. Scholz, B. Tillack, W. G. Lee, Y. S. Kim, J. J. Yoo, and J. W. Kim, “High-Q passives for mm-wave SiGe applications”, in *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2009, pp. 194–197.
- 50. A. Mai, H. Rücker, R. Sorge, D. Schmidt, and C. Wipf, “Cost-effective integration of RF-LDMOS transistors in 0.13 μm CMOS technology”, in *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2009, pp. 1–4.
- 51. M. Rudolph, M. Dewitz, A. Liero, I. Khalil, N. Chaturvedi, C. Wipf, R. M. Bertenburg, J. Miller, J. Würfl, W. Heinrich, and G. Tränkle, “Highly robust X-band LNA with extremely short recovery time”, in *IEEE MTT-S International Microwave Symposium Digest*, Jun. 2009, pp. 781–784.
- 52. A. Fox, B. Heinemann, R. Barth, D. Bolze, J. Drews, U. Haak, D. Knoll, B. Kuck, R. Kurps, S. Marschmeyer, H. H. Richter, H. Rücker, P. Schley, D. Schmidt, B. Tillack, G. Weidner, C. Wipf, D. Wolansky, and Y. Yamamoto, “SiGe HBT module with 2.5 ps gate delay”, in *International Electron Devices Meeting*, Dec. 2008, pp. 1–4.

List of Figures

1.1	Single CP and discharge resistor for one RF-MEMS switch [17]. . . .	3
1.2	Dual mode latched CTS.	4
1.3	Dual mode CP combined with RF-MEMS switch.	4
1.4	Discharge circuitry based on stacked MOS for one MEMS.	5
2.1	Cross-section of the symmetric HV-NLDMOS	12
2.2	Cross-section of the symmetric HV-PLDMOS	12
2.3	HV LDMOS process flow diagram.	13
2.4	Forward output characteristic of the HV-PLDMOS and NLDMOS. . .	15
2.5	Drain-Source breakdown characteristic of HV-PLDMOS and NLDMOS.	16
2.6	Cross-section of the LDHBT.	17
2.7	LDHBT process flow diagram.	18
2.8	Forward Gummel characteristic of the npn LDHBT.	20
2.9	Output characteristics and breakdown voltages of the LDHBT. . . .	21
2.10	SEM images of the embedded RF-MEMS switch.	23
2.11	Cross-section of the embedded RF-MEMS switch.	23
2.12	RF-MEMS switch process flow diagram.	25
2.13	Measured C-V characteristics of a RF-MEMS switch.	27
2.14	Measured RF performance of embedded RF-MEMS switch.	28
3.1	Cross-section of a (a) MIM and a (b) stacked metal capacitor [61]. . .	30
3.2	Measured leakage current of a MIM and a stacked metal capacitor. .	30
3.3	Six stage Dickson charge pump using NMOS based CTS.	32
3.4	Modified Dickson charge transfer stage	34
3.5	Latched CTS	35
3.6	Modified Greinacher-Cockroft-Walton CP [72]	37
3.7	Conventional level shifter with NLDMOS	41
3.8	Pulse-triggered level shifter.	42
3.9	Circuit diagram of capacitively coupled level shifter.	43

List of Figures

4.1	Basic ring oscillator with complementary output signal.	46
4.2	Schematics of DCVSL Inverter and RO	47
4.3	Transient simulation of the differential RO.	48
4.4	Oscillation frequency of DCVSL RO versus bias voltage.	48
4.5	Chip micrograph of differential 9 stage ring oscillator.	49
4.6	Simulation setup for the Dickson CP.	51
4.7	Simulated output voltages of a Dickson CP versus load current. . . .	52
4.8	Simulation setup for the latched CP.	53
4.9	Simulated output voltages of a latched CP versus load current. . . .	54
4.10	Simulation setup for the GCW CP.	55
4.11	Simulated output voltages versus load resistance of CW CP.	56
4.12	Simulated output voltage versus number of CP stages and load current.	56
4.13	Comparison of the layout area for the latched, Dickson and GCW CP	58
4.14	Dickson CTS based on [31]	60
4.15	Block diagram of 20 stage Dickson CP with two outputs.	61
4.16	Simulated output voltages versus stage capacitance of the Dickson CP.	61
4.17	Simulated output voltages versus load resistance of the Dickson CP. .	62
4.18	Simulated output voltages versus clock frequency of the Dickson CP.	62
4.19	Simulated output voltages versus clock amplitude of the Dickson CP.	63
4.20	Layout of the final 20 stage Dickson CP.	64
4.21	Measured CP output voltage ($HS V_{DD}$) versus VCO bias.	64
4.22	Schematics of LDHBT MEMS driver	66
4.23	Transient simulation with a LDHBT.	67
4.24	Layout of LDHBT driver.	68
4.25	Setup to measure the high-side behavior of the LDHBT.	69
4.26	Measured high-side behavior of low-voltage HBT.	70
4.27	Measured high-side behavior of the high-voltage LDHBT.	70
4.28	Transient simulation of current-controlled level shifter.	72
4.29	Block diagram of dynamic level shifter with Schmitt-trigger.	73
4.30	Transient simulation of Schmitt-Trigger	74
4.31	Schematics of the designed capacitively coupled LS.	75
4.32	Simulated transient current of the level shifter high-side.	76
4.33	Simulated switching speed of level shifter.	77
4.34	Chip micrograph of the fabricated level shifter.	77
4.35	Measured transient output signal of the level shifter.	78

List of Figures

4.36	Measured LS output signal for different high-side bias.	79
4.37	Block diagram of the high-voltage LDMOS inverter.	80
4.38	LDMOS model verification for $V_{DS} > 20$ V.	81
4.39	Simulated and measured inverter characteristic.	81
4.40	Chip micrograph of the high-voltage inverter circuit.	82
4.41	Measured output signal of the LDMOS inverter.	83
5.1	Block diagram with two CPs and two NLDMOS.	85
5.2	Layout of SPDT driven by two CPs.	86
5.3	Micrograph of SPDT driven by two CPs.	87
5.4	Measured output voltage of the latched CP.	88
5.5	Forward output characteristics of both discharge NLDMOS.	89
5.6	Measured S-parameter of the SPDT controlled by two CP.	90
5.7	Blockdiagram with a single CP and two HV switches.	91
5.8	Layout of SPDT driven by a HV switches.	92
5.9	Micrograph of SPDT driven by a shared CPs.	93
5.10	Measured S-parameter (S_{21}) of the SPDT.	94
5.11	Measured S-parameter of the SPDT.	95
5.12	Block diagram of the high-voltage switch matrix.	98
5.13	Transient simulation of the CP output currents.	99
5.14	Micrograph of impedance tuner chip.	100
5.15	Measured and simulated CP output voltage for different load currents.	101
5.16	Measured CP current consumption for different load currents.	102
5.17	Measured CP output voltage and current consumption.	103
5.18	Measured S_{22} versus actuation voltage.	104
5.19	Measured S_{22} for different states.	104
5.20	Measured S_{11} for different states.	105

List of Tables

1.1	Comparison of on-chip MEMS actuation circuits.	8
4.1	Comparison of Dickson, latched and GCW CP terminated with $1\text{ M}\Omega$.	57

Eidesstattliche Erklärung

Vor- und Zuname: Christian Wipf

Geburtsdatum: 22.05.1979

Geburtsort: Waldshut-Tiengen

Hiermit versichere ich, dass ich die eingereichte Dissertation selbständig und ohne unzulässige fremde Hilfe verfasst, andere als die in ihr angegebene Literatur nicht benutzt und dass ich alle ganz oder annähernd übernommenen Textstellen sowie verwendete Grafiken, Tabellen und Auswertungsprogramme kenntlich gemacht habe. Außerdem versichere ich, dass die vorgelegte elektronische mit der schriftlichen Version der Dissertation übereinstimmt und die Abhandlung in dieser oder ähnlicher Form noch nicht anderweitig als Promotionsleistung vorgelegt und bewertet wurde.

Frankfurt(Oder), den