Please use this identifier to cite or link to this item:
Main Title: High performance memory accesses on FPGA-SoCs
Subtitle: a quantitative analysis
Author(s): Göbel, Matthias
Chi, Chi Ching
Álvarez-Mesa, Mauricio
Juurlink, Ben
Type: Conference Object
Language Code: en
Abstract: FPGA-SoCs like Xilinx's Zynq-7000 and Altera's Generation 10 SoCs provide an integrated platform for HW/SW-co design applications. Computationally complex tasks can be implemented in the programmable logic part while control logic is implemented on the CPU. A potential bottleneck in such approaches is the interface latency and the data transfer throughput. Especially the data transfer to and from the memory subsystems can decrease the achievable performance significantly. Therefore, an analysis of the according subsystems of the Zynq-7000 has been performed in order to estimate the possible performance of HW/SW-codesigns with a special focus on two-dimensional memory accesses.
Issue Date: 2015
Date Available: 9-Mar-2017
DDC Class: 004 Datenverarbeitung; Informatik
Subject(s): all programmable SoCs
memory access
interconnect network
video coding
Proceedings Title: 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines : FCCM
Publisher: IEEE
Publisher Place: New York, NY [u.a.]
Publisher DOI: 10.1109/FCCM.2015.23
Page Start: 32
Page End: 32
ISBN: 978-1-4799-9970-5
Appears in Collections:FG Architektur eingebetteter Systeme » Publications

Files in This Item:
File Description SizeFormat 
2015_Goebel_et-al.pdf1.9 MBAdobe PDFThumbnail

Items in DepositOnce are protected by copyright, with all rights reserved, unless otherwise indicated.