Please use this identifier to cite or link to this item:
Main Title: Efficient HEVC Decoder for Heterogeneous CPU with GPU Systems
Author(s): Wang, Biao
Alvarez-Mesa, Mauricio
Chi, Chi Ching
Juurlink, Ben
Souza, Diego F. de
Ilic, Aleksandar
Roma, Nuno
Sousa, Leonel
Type: Generic Research Data
Language Code: en
Abstract: The High Efficiency Video Coding (HEVC) standard provides higher compression efficiency than other video coding standards but at the cost of increased computational load, which makes it hard to achieve real-time encoding/decoding of high-resolution, high-quality video sequences. In this paper, we investigate how Graphics Processing Units (GPUs) can be employed to accelerate HEVC decoding. GPUs are known to provide massive processing capability for throughput computing kernels, but the HEVC entropy decoding kernel cannot be executed efficiently on GPUs. We therefore propose a complete HEVC decoding solution for heterogeneous CPU+GPU systems, in which the entropy decoder is executed on the CPU and the remaining kernels on the GPU. Furthermore, the decoder is pipelined such that the CPU and the GPU can decode different frames in parallel. The proposed CPU+GPU decoder achieves an average frame rate of 150 frames per second for Ultra HD 4K video sequences when four CPU cores are used with an NVIDIA GeForce Titan X GPU.
Issue Date: 2016
Date Available: 17-Dec-2018
DDC Class: 004 Datenverarbeitung; Informatik
Subject(s): HEVC Decoder
Other Identifier : 10043293
Appears in Collections:FG Architektur eingebetteter Systeme » Research Data

Files in This Item:
File Description SizeFormat 
eficient_hevc_decoder_data.csv3.65 kBCSVView/Open

Items in DepositOnce are protected by copyright, with all rights reserved, unless otherwise indicated.