Highly Parallel HEVC Decoding for Heterogeneous Systems with CPU and GPU - Research Data
| dc.contributor.author | Wang, Biao | |
| dc.contributor.author | Felix de Souza, Diego | |
| dc.contributor.author | Alvarez-Mesa, Mauricio | |
| dc.contributor.author | Chi, Chi Ching | |
| dc.contributor.author | Juurlink, Ben | |
| dc.contributor.author | Ilic, Aleksandar | |
| dc.contributor.author | Nuno Roma, Nuno | |
| dc.contributor.author | Sousa, Leonel | |
| dc.date.accessioned | 2018-11-02T09:05:11Z | |
| dc.date.available | 2018-11-02T09:05:11Z | |
| dc.date.issued | 2017 | |
| dc.description.abstract | The High Efficiency Video Coding (HEVC) standard provides a higher compression efficiency than other video coding standards but at the cost of an increased computational load, which makes hard to achieve real-time encoding/decoding for ultra high-resolution and high-quality video sequences. Graphics Processing Units (GPUs) are known to provide massive processing capability for highly parallel and regular computing kernels, but not all HEVC decoding procedures are suited for GPU execution. Furthermore, if HEVC decoding is accelerated by GPUs, energy efficiency is another concern for heterogeneous CPU+GPU decoding. In this paper, a highly parallel HEVC decoder for heterogeneous CPU+GPU system is proposed. It exploits available parallelism in HEVC decoding on the CPU, GPU, and between the CPU and GPU devices simultaneously. On top of that, different workload balancing schemes can be selected according to the devoted CPU and GPU computing resources. Furthermore, an energy optimized solution is proposed by tuning GPU clock rates. Results show that the proposed decoder achieves better performance than the state-of-the-art CPU decoder, and the best performance among the workload balancing schemes depends on the available CPU and GPU computing resources. In particular, with an NVIDIA Titan X Maxwell GPU and an Intel Xeon E5-2699v3 CPU, the proposed decoder delivers 167 frames per second (fps) for Ultra HD 4K videos, when four CPU cores are used. Compared to the state-of-the-art CPU decoder using four CPU cores, the proposed decoder gains a speedup factor of 2.2×. When decoding performance is bounded by the CPU, a system wise energy reduction up to 36% is achieved by using fixed (and lower) GPU clocks, compared to the default dynamic clock settings on the GPU. | en |
| dc.description.sponsorship | EC/H2020/688759/EU/Low-Power Parallel Computing on GPUs 2/LPGPU2 | en |
| dc.identifier.other | 10043293 | en |
| dc.identifier.uri | https://depositonce.tu-berlin.de/handle/11303/8390 | |
| dc.identifier.uri | http://dx.doi.org/10.14279/depositonce-7539 | |
| dc.language.iso | en | en |
| dc.relation.issupplementto | http://dx.doi.org/10.14279/depositonce-7559 | en |
| dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | en |
| dc.subject.ddc | 004 Datenverarbeitung; Informatik | de |
| dc.subject.other | HEVC Decoding | en |
| dc.subject.other | GPUs | en |
| dc.title | Highly Parallel HEVC Decoding for Heterogeneous Systems with CPU and GPU - Research Data | en |
| dc.type | Tabular Data | en |
| tub.accessrights.dnb | unknown | * |
| tub.affiliation | Fak. 4 Elektrotechnik und Informatik::Inst. Technische Informatik und Mikroelektronik::FG Architektur eingebetteter Systeme | de |
| tub.affiliation.faculty | Fak. 4 Elektrotechnik und Informatik | de |
| tub.affiliation.group | FG Architektur eingebetteter Systeme | de |
| tub.affiliation.institute | Inst. Technische Informatik und Mikroelektronik | de |