Efficient HEVC Decoder for Heterogeneous CPU with GPU Systems
| dc.contributor.author | Wang, Biao | |
| dc.contributor.author | Alvarez-Mesa, Mauricio | |
| dc.contributor.author | Chi, Chi Ching | |
| dc.contributor.author | Juurlink, Ben | |
| dc.contributor.author | Souza, Diego F. de | |
| dc.contributor.author | Ilic, Aleksandar | |
| dc.contributor.author | Roma, Nuno | |
| dc.contributor.author | Sousa, Leonel | |
| dc.date.accessioned | 2018-12-17T21:12:39Z | |
| dc.date.available | 2018-12-17T21:12:39Z | |
| dc.date.issued | 2016 | |
| dc.description.abstract | The High Efficiency Video Coding (HEVC) standard provides higher compression efficiency than other video coding standards but at the cost of increased computational load, which makes it hard to achieve real-time encoding/decoding of high-resolution, high-quality video sequences. In this paper, we investigate how Graphics Processing Units (GPUs) can be employed to accelerate HEVC decoding. GPUs are known to provide massive processing capability for throughput computing kernels, but the HEVC entropy decoding kernel cannot be executed efficiently on GPUs. We therefore propose a complete HEVC decoding solution for heterogeneous CPU+GPU systems, in which the entropy decoder is executed on the CPU and the remaining kernels on the GPU. Furthermore, the decoder is pipelined such that the CPU and the GPU can decode different frames in parallel. The proposed CPU+GPU decoder achieves an average frame rate of 150 frames per second for Ultra HD 4K video sequences when four CPU cores are used with an NVIDIA GeForce Titan X GPU. | en |
| dc.identifier.other | 10043293 | en |
| dc.identifier.uri | https://depositonce.tu-berlin.de/handle/11303/8417 | |
| dc.identifier.uri | http://dx.doi.org/10.14279/depositonce-7563 | |
| dc.language.iso | en | en |
| dc.relation.issupplementto | https://doi.org/10.14279/depositonce-7082 | en |
| dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | en |
| dc.subject.ddc | 004 Datenverarbeitung; Informatik | de |
| dc.subject.other | HEVC Decoder | en |
| dc.subject.other | GPUs | en |
| dc.title | Efficient HEVC Decoder for Heterogeneous CPU with GPU Systems | en |
| dc.type | Tabular Data | en |
| tub.accessrights.dnb | unknown | * |
| tub.affiliation | Fak. 4 Elektrotechnik und Informatik::Inst. Technische Informatik und Mikroelektronik::FG Architektur eingebetteter Systeme | de |
| tub.affiliation.faculty | Fak. 4 Elektrotechnik und Informatik | de |
| tub.affiliation.group | FG Architektur eingebetteter Systeme | de |
| tub.affiliation.institute | Inst. Technische Informatik und Mikroelektronik | de |